Foundries should drive IP quality
![]() | |
EE Times: Foundries should drive IP quality | |
Kurt A. Wolf (04/18/2005 9:00 AM EDT) URL: http://www.eetimes.com/showArticle.jhtml?articleID=160901316 | |
The future success of the IC industry rests heavily on system-on-chip design. Long-term growth depends on our ability to value relationships between SoC design teams and intellectual-property companies. Proactive and diligent IP management directly influences the success of those efforts.
Proactive collaboration among IP users, foundry and IP suppliers is at a remarkably early stage, however. Most IP is still verified as isolated blocks and does not consider chip-level interdependencies. In addition, various IP verification methodologies are just now coming into use. As a result, the potential value and productivity gains that would result from reintegrating the IC design chain are not always delivered. To address this, TSMC proposes a new model in which IP partnerships are selective and actively managed; IP uniqueness is adaptively managed; and quality is rigorously evaluated so it can be used as a primary criterion in the purchasing decision. This is best accomplished by creating a new SoC team member: the chief IP officer.
IP selection is directly related to the intended function of the target SoC. This means there will be varying degrees of integration with manufacturing processes. Often, other IP is required. The overall responsibility for ensuring IP quality thus rests with all three parties to the design effort: IP developers, device designers and foundries. While proactive management of this process is the responsibility of all parties, the foundries must serve as the main driver for this activity.
By Kurt A. Wolf, director of R&D, and Kenneth C. Weng, deputy director of library and IP quality management, Library and IP Management Division at Taiwan Semiconductor Manufacturing Co. Ltd.
| |
- - | |
Related News
- DxO Labs Programmable Core and Image Processing Technology Designed to Drive State-of-the-Art Image Quality for Connected Devices
- Commentary: ESL should drive emulation
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
- Expedera Achieves ISO 9001:2015 Certification for Quality Management Systems
- X-FAB, SMART Photonics and Epiphany Design demonstrate InP-on-Silicon design flow for next-generation optical transceivers at OFC
Breaking News
- Ceva Neural Processing Unit IP for Edge AI Selected by Nextchip for Next-Generation ADAS Solutions
- Cadence Advances AI in the Cloud with Industry-First DDR5 12.8Gbps MRDIMM Gen2 Memory IP System Solution
- Thalia joins GlobalFoundries' GlobalSolutions Ecosystem to advance IP reuse and design migration
- MosChip® to showcase Silicon Engineering Services at TSMC 2025 North America Technology Symposium
- Alphawave Semi Audited Results for the Year Ended 31 December 2024
Most Popular
- New Breakthroughs in China's RISC-V Chip Industry
- Cadence to Acquire Arm Artisan Foundation IP Business
- Analog Bits to Demonstrate IP Portfolio on TSMC 3nm and 2nm Processes at TSMC 2025 Technology Symposium
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- Shifting Sands in Silicon by Global Supply Chains
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |