Multi-Video-Source Multiplexing Serial Video Transmitter for MIPI CSI2
IP quality: design's tough nut
EE Times: IP quality: design's tough nut | |
Ron Wilson (04/18/2005 9:00 AM EDT) URL: http://www.eetimes.com/showArticle.jhtml?articleID=160901312 | |
Few issues are as contentious as the impact of third-party intellectual property on the quality of a design. Executives in the IP industry are quick to point out that, whatever the case in the bad old days, when most IP companies were small and garage-dwelling, today third-party IP is exhaustively verified, checked for compatibility with a variety of design flows and tested in actual silicon. What could go wrong?
But many design managers level withering criticism at this same IP. "We assess IP quality by surveying the users, not talking to the vendors," Naveed Sherwani, president and CEO of Open Silicon, said at a recent conference. "In this light, all IP is defective, almost by definition."
What statistical data there is on the causes of design spins appears to support Sherwani's pessimism. Respins are often, though certainly not always, caused by problems that lie in third-party IP.
Statistical data can indicate the presence of a problem, but it can't affix blame. And without knowing the mechanism of failure, it is hard to avoid it. Often, anecdotal evidence says IP has problems because it has not been evaluated in the exact functional role in which it is being used, or with the exact design flow or in the current version of the ever-changing semiconductor process.
This leads to a massive network of finger-pointing:
"This IP stinks."
"No it doesn't, no idiot would use it the way you are trying to."
"It violates design rules."
"Not the ones we have."
"No wonder you haven't done a shuttle run with us since 1987."
And on and on.
Clearly, a solution will take cooperation. But just who will lead and who will give how much are, shall we say, not areas of initial agreement.
Taiwan Semiconductor Manufacturing Co. has added urgency to this discussion with a dual proposal (see at right). On the one hand, TSMC's Kenneth Weng and Kurt Wolf argue that IP quality is so important that there should be a chief IP officer in each user organization. On the other hand, TSMC itself rigorously tests and inspects IP listed on its Web site and now offers its own branded libraries picking winners and losers, some would say.
TSMC has clearly taken steps toward a solution. But some are concerned that such a position gives foundries far too much power in the consolidating IP industry, and leaves the users holding far too much responsibility. Artisan Components' Mark Templeton, for instance, argues for a mutual approach to cooperation (see below), leaving the originator of each piece of the technology responsible for its quality. It is a vital question, but not one that's likely to see a quick resolution.
By Ron Wilson (rwilson@cmp.com), semiconductors editor for EE Times
| |
- - | |
Related News
- Siemens' new Calibre DesignEnhancer boosts Samsung Foundry design quality and speeds time to market
- Silicon Creations' Engineering Team Completes Training for Automotive Quality Certification
- OneSpin's Newest App Assures Quality of RISC-V Processor Cores for Safety-, Security-Critical Applications
- Allegro DVT Introduces Industry's First HEVC SHVC Encoder IP, Pushes Video Quality to New Levels
- Creonic's Quality Management System Achieves ISO 9001:2015 Certification
Breaking News
- Baya Systems Raises $36M+ to Propel AI and Chiplet Innovation
- Andes Technology D45-SE Processor Achieves ISO 26262 ASIL-D Certification for Functional Safety
- VeriSilicon and Innobase collaboratively launched second-generation Yunbao series 5G RedCap/4G LTE dual-mode modem IP
- ARM boost in $100bn Stargate data centre project
- MediaTek Adopts AI-Driven Cadence Virtuoso Studio and Spectre Simulation on NVIDIA Accelerated Computing Platform for 2nm Designs
Most Popular
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- Arm Chiplet System Architecture Makes New Strides in Accelerating the Evolution of Silicon
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Cadence to Acquire Secure-IC, a Leader in Embedded Security IP
- Blue Cheetah Tapes Out Its High-Performance Chiplet Interconnect IP on Samsung Foundry SF4X
E-mail This Article | Printer-Friendly Page |