Cadence to close Scottish design services, say reports
EE Times: Latest News Cadence to close Scottish design services, say reports | |
Peter Clarke (04/20/2005 7:44 AM EDT) URL: http://www.eetimes.com/showArticle.jhtml?articleID=160910159 | |
LONDON — EDA company Cadence Design Systems Inc. (San Jose, Calif.) is preparing to close its design services group in Livingston, Scotland, and is likely to cut the majority of the 90 design positions there, according to online reports. Cadence relocated its Scottish operation from Edinburgh to Livingston in the late 1990s under a government backed plan called Project Alba that was intended to create a design services center of excellence that would employ up to 1900 chip design engineers. Cadence was forced to cut back those plans during the 2001 to 2003 downturn. According to a report in The Herald Cadence has confirmed that it has entered into a 30-day consultation period from April 10 with its design services staff in Livingston and that a "significant number" of the 90 staff are likely to lose their jobs. "We made a strategic decision two years ago to focus on our software products, which design and develop integrated circuits for semiconductor makers and others," the report quoted Tim Barnes, vice-president for marketing at Cadence Europe, as saying. "As part of this strategy, we must balance our design-service capabilities as makes sense. Our core business is software," he was also quoted saying Cadence is expected to retain about 25 R&D personnel and 12 support staff in Livingston.
| |
All material on this site Copyright © 2005 CMP Media LLC. All rights reserved. Privacy Statement | Your California Privacy Rights | Terms of Service | |
Related News
Breaking News
- Baya Systems Raises $36M+ to Propel AI and Chiplet Innovation
- Andes Technology D45-SE Processor Achieves ISO 26262 ASIL-D Certification for Functional Safety
- VeriSilicon and Innobase collaboratively launched second-generation Yunbao series 5G RedCap/4G LTE dual-mode modem IP
- ARM boost in $100bn Stargate data centre project
- MediaTek Adopts AI-Driven Cadence Virtuoso Studio and Spectre Simulation on NVIDIA Accelerated Computing Platform for 2nm Designs
Most Popular
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- Arm Chiplet System Architecture Makes New Strides in Accelerating the Evolution of Silicon
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Cadence to Acquire Secure-IC, a Leader in Embedded Security IP
- Blue Cheetah Tapes Out Its High-Performance Chiplet Interconnect IP on Samsung Foundry SF4X
E-mail This Article | Printer-Friendly Page |