ARC-V RHX-105 dual-issue, 32-bit RISC-V processor for real-time applications (multi-core)
Accellera standards group creates designers forum
Accellera standards group creates designers forum
By Michael Santarini, EE Times
January 10, 2002 (12:57 p.m. EST)
URL: http://www.eetimes.com/story/OEG20020110S0058
SAN MATEO, Calif. EDA standards organization Accellera has launched a forum to let design tool users identify, participate in and drive future industry standards. Gabe Moretti, former chairman of VHDL International, which merged with Open Verilog International to form Accellera, is the first chairman of the effort, dubbed Accellera Designer Forum (ADF). "Accellera is largely a vendor-staffed organization and what it was missing was greater user participation," said Moretti. "ADF will give users the opportunity to do two things: discuss current issues in EDA and be generators of the requirements for new EDA standards." Moretti said the organization will examine such areas as system-level design, physical synthesis, place and route and design constraints use and management. It will also look at issues with Verilog and VHDL. Moretti said that VHDL International and OVI e ach had its own users groups like ADF but that Accellera had been lagging behind in user input until now. "We sent out a mailing to our users groups and we have received great response," said Moretti. "We received many responses asking what took us so long to get users involved in the organization. It is very encouraging." Moretti said ADF plans to hold its next meeting at HDLCon in San Jose, Calif., March 11 and 12. At the meeting the organization hopes to solidify a charter and organizational structure. ADF membership is free and renewable annually. Interested parties can sign up and get more information about the organization at http://www.eda.org/adf. Moretti, who is EDA editor of EDN magazine, said he will remain chairman of ADF through its launch, after which members will vote to fill the post.
Related News
- Accellera's Security Annotation for Electronic Design Integration Standard 1.0 Moves Toward IEEE Standardization
- Accellera Announces the Formation of the Clock Domain Crossing Working Group
- Accellera Announces Proposed Working Group to Explore Clock Domain Crossing Standard
- Imagination and Khronos celebrate graphics innovation and open API standards with joint event
- Accellera Forms Functional Safety Working Group to Standardize Data for Interoperability & Traceability in the Functional Safety Lifecycle
Breaking News
- Kudelski IoT and PUFsecurity Combine IoT Security Strengths to Meet the Challenges of Increasing Global Regulation
- Alphawave Semi Joins UALink™ Consortium to Accelerate High-Speed AI Connections
- AST SpaceMobile and Cadence Collaborate to Advance the World's First and Only Planned Space-Based Global Cellular Broadband Network
- Intel CEO's Departure Leaves Top U.S. Chipmaker Adrift
- Post-Quantum Cryptography: Moving Forward
Most Popular
- Intel Announces Retirement of CEO Pat Gelsinger
- Tenstorrent closes $693M+ of Series D funding led by Samsung Securities and AFW Partners
- Lip-Bu Tan quit Intel board after "differences" with CEO, says Reuters
- MIPS Releases P8700, Industry's First High-Performance AI-Enabled RISC-V Automotive CPU for ADAS and Autonomous Vehicles
- Arteris Deployed by Menta for Edge AI Chiplet Platform
E-mail This Article | Printer-Friendly Page |