TSMC GF Intel Samsung Fractional-N Frequency Synthesizer PLL
Accellera standards group creates designers forum
![]() |
Accellera standards group creates designers forum
By Michael Santarini, EE Times
January 10, 2002 (12:57 p.m. EST)
URL: http://www.eetimes.com/story/OEG20020110S0058
SAN MATEO, Calif. EDA standards organization Accellera has launched a forum to let design tool users identify, participate in and drive future industry standards. Gabe Moretti, former chairman of VHDL International, which merged with Open Verilog International to form Accellera, is the first chairman of the effort, dubbed Accellera Designer Forum (ADF). "Accellera is largely a vendor-staffed organization and what it was missing was greater user participation," said Moretti. "ADF will give users the opportunity to do two things: discuss current issues in EDA and be generators of the requirements for new EDA standards." Moretti said the organization will examine such areas as system-level design, physical synthesis, place and route and design constraints use and management. It will also look at issues with Verilog and VHDL. Moretti said that VHDL International and OVI e ach had its own users groups like ADF but that Accellera had been lagging behind in user input until now. "We sent out a mailing to our users groups and we have received great response," said Moretti. "We received many responses asking what took us so long to get users involved in the organization. It is very encouraging." Moretti said ADF plans to hold its next meeting at HDLCon in San Jose, Calif., March 11 and 12. At the meeting the organization hopes to solidify a charter and organizational structure. ADF membership is free and renewable annually. Interested parties can sign up and get more information about the organization at http://www.eda.org/adf. Moretti, who is EDA editor of EDN magazine, said he will remain chairman of ADF through its launch, after which members will vote to fill the post.
Related News
- Accellera's Security Annotation for Electronic Design Integration Standard 1.0 Moves Toward IEEE Standardization
- Accellera Announces the Formation of the Clock Domain Crossing Working Group
- Accellera Announces Proposed Working Group to Explore Clock Domain Crossing Standard
- Imagination and Khronos celebrate graphics innovation and open API standards with joint event
- Accellera Forms Functional Safety Working Group to Standardize Data for Interoperability & Traceability in the Functional Safety Lifecycle
Breaking News
- Europe takes a major step towards digital autonomy in supercomputing and AI with the launch of DARE project
- Infineon brings RISC-V to the automotive industry and is first to announce an automotive RISC-V microcontroller family
- EnSilica Secures €2.13 Million European Space Agency Development Contract
- indie Semiconductor and GlobalFoundries Announce Strategic Collaboration to Accelerate Automotive Radar Adoption
- Silvaco Expands Product Offering with Acquisition of Cadence's Process Proximity Compensation Product Line
Most Popular
- Pragmatic Semiconductor launches next-generation platform for mixed-signal flexible ASIC design with early-access programme
- Semiconductor Industry Faces a Seismic Shift
- Arm vs. Qualcomm: The Legal Tussle Continues
- Quintauris launches the first RISC-V profile for today's real-time automotive applications
- eMemory and PUFsecurity Launch World's First PUF-Based Post-Quantum Cryptography Solution to Secure the Future of Computing
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |