Cadence PCI Express Solution Passes PCI-SIG Compliance Testing
Cadence® has taken a vertical approach to meeting the needs of PCI Express customers, combining technologies from industry leaders to enable customers to reduce risk and increase productivity. In addition to design and verification IP, the vertical approach combines emulation, board design and protocol analysis tools targeted at the PCI Express architecture. In preparing for the Compliance Workshop, where devices need to pass compliance and interoperability testing, verification IP from Denali and PCI Express analyzers from Catalyst helped Cadence develop a higher-quality product.
Chuck Trefts of Catalyst, a veteran of many PCI-SIG Compliance Workshops, said, "The performance of the Cadence/Rambus test board against our PCI Express compliance test suite was excellent, among the best PCI Express solutions I have seen."
"The PCI-SIG is pleased to see Cadence's support for the PCI Express architecture," said Al Yanes, PCI-SIG president. "Cadence's addition to the Integrators List underlines the value of our approach to empower member companies and shorten the design cycle of innovative products based on the PCI Express technology."
Passing compliance testing is a significant milestone for the serial link portfolio agreement announced in July 2004 between Cadence and Rambus. In March, Cadence and Rambus announced that Open-Silicon, a fabless ASIC company, licensed multiple Rambus RaSer(TM) serial link offerings through the Cadence-Rambus reseller program.
The PCI Express technology has become established as the leading high-speed serial interconnect. However, its complex digital protocol layers and multi-GigaHertz analog interfaces make design and verification more complex.
"Working with Cadence, we are able to offer high-speed I/O, an unmatched portfolio of off-the-shelf IP backed up with integration and customization services," said Jean-Marc Patenaude, director of marketing, Rambus. "Success in testing at the Compliance Workshop is further evidence of our ability to provide complete, proven interface solutions."
Dirk Wieberneit, vice president and general manager of Product Development Consumer of Micronas, which successfully passed PCI-SIG compliance with its nGene® product line, commented: "The familiarity of Cadence Engineering Service's teams with both PCI Express technology and verification tools from vertical solution members Denali and Catalyst, as well as the excellent cooperation between Cadence and Micronas in verifying the Cadence IP under real application conditions, including the software, were the key success factors in reaching compliance and interoperability." Micronas' nGene® is the world's first dual-channel multimedia controller integrating PCI Express for the PC-TV market.
The PCI-SIG is the special interest group responsible for PCI Express architecture; it owns and manages PCI specifications as open industry standards. The organization defines and implements new industry standard I/O (input/output) specifications as the industry's I/O needs evolve. Currently, more than 900 industry-leading companies worldwide are active PCI-SIG members. For more information about the PCI-SIG visit www.pcisig.com.
About the Cadence-Rambus Reseller Program
Under the Cadence-Rambus agreement, Rambus acquired Cadence's serial interface PHYs to add to its serial interface product line. Cadence Engineering Services is able to deliver to its customers tailored design solutions incorporating any of the Rambus serial interface PHYs. Rambus, along with Denali, are members of the Cadence OpenChoice IP Partner program which delivers world-class IP solutions targeted at communications, computer and consumer applications.
About Cadence
Cadence is the world's largest supplier of electronic-design technologies and engineering services. Cadence products and services are used to accelerate and manage the design of semiconductors, computer systems, networking equipment, telecommunications equipment, consumer electronics, and other electronics-based products. With approximately 4,900 employees and 2004 revenues of approximately $1.2 billion, Cadence has sales offices, design centers, and research facilities around the world. The company is headquartered in San Jose, Calif., and trades on both the New York Stock Exchange and Nasdaq under the symbol CDN. More information is available at www.cadence.com.
(1) Cadence and the Cadence logo are registered trademarks of Cadence Design Systems, Inc. "PCI-SIG" and "PCI Express" are registered trademarks and/or service marks of PCI-SIG. All other trademarks are the property of their respective owners.
|
Cadence Hot IP
Related News
- Synopsys Switch IP for PCI Express Passes PCI-SIG Compliance Testing
- ASIC Architect's PCI Express Switch Controller Core Passes PCI-SIG Compliance and Interoperability Testing
- Rambus PCI Express PHY Passes Standard Compliance Testing; Silicon-Proven IP Achieves Five Entries on PCI-SIG Integrators List
- Mobiveil's GPEX PCI Express 3.0 IP Passes PCI-SIG PCIe 3.0 Compliance Testing
- PLDA's XpressRICH3-AXI PCI Express 3.0 IP with AMBA AXI Support Passes PCI-SIG PCIe 3.0 Compliance Testing
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |