English
SMIC and Dolphin Integration Partner to Offer Microprocessor Core for 0.35-micron EEPROM Process
Grenoble, France and Shanghai, China -- April 26, 2005 -- Semiconductor Manufacturing International Corporation (SMIC; NYSE: SMI and HKSE: 981) and Dolphin Integration SA have entered a partnership to offer the state-of-the-art Flip8051 Virtual Components (ViC) microprocessor cores optimized for customers using SMIC’s 0.35-micron EEPROM process. In addition, SMIC’s customers can take advantage of Dolphin’s mixed signal simulation tool, SMASH, for facilitating their IC design needs.
“As a major IP supplier for global foundries, Dolphin’s partnership with SMIC marks another milestone for the 8051 microprocessor core,” said Dolphin's Chairman Michel Depeyrot. “The combination of Dolphin’s soft-level cores and hard-level deliverables provides SMIC and its customers with performance-enhancing tools for the design and simulation of SoCs, and the programming of the core." Dolphin is a member of the Virtual Socket Interface Alliance (VSIA), which establishes standards for Intellectual Property cores. The 8051 microprocessor core, employing a synthesized static synchronous design, is fully compliant with industry IP standards. Furthermore, Dolphin has provided to SMIC a full set of hardware development tools, such as the 8051 Instruction Set Simulator and SMASH, Dolphin’s platinum simulator, to offer fast and precise simulations at the system-on-chip level.
"The addition of the 8051 microprocessor core provides a valuable asset to SMIC’s IP portfolio,” said Paul Ouyang, Vice President of Design Services at SMIC. “Dolphin’s tools give SMIC customers more design and simulation support to minimize time-to-market.”
In addition to the current 8051 hard core development at SMIC's 0.35um EEPROM process, SMIC will continue to partner with Dolphin to develop other 8051 hard cores at more advanced technology nodes. SMIC will also partner with Dolphin to market wafers manufactured at SMIC that use these cores."
About SMIC
SMIC (NYSE: SMI, SEHK: 0981.HK) is one of the leading semiconductor foundries in the world, providing integrated circuit (IC) manufacturing at 0.35-micron to 0.11-micron and finer line technologies to customers worldwide. Established in 2000, SMIC has four 8-inch wafer fabrication facilities in volume production in Shanghai and Tianjin. In the first quarter of 2005, SMIC commenced commercial production at its 12-inch wafer fabrication facility in Beijing. SMIC also maintains customer service and marketing offices in the U.S., Europe, and Japan, and a representative office in Hong Kong. As part of its dedication towards providing high-quality services, SMIC strives to comply with or exceed international standards and has achieved ISO9001, ISO/TS16949, OHSAS18001, TL9000, and ISO14001 certifications. For additional information, please visit http://www.smics.com/.
About Dolphin Integration
Provider of Logic, Analog and Memory Virtual Components, within its FLIP line of Intellectual Property, optimized for low power-consumption, Dolphin Integration focuses on helping customers meet the challenge of Time-To-Fab for their Systems-on-Chip, with a quality control leading reliably to success on first silicon with state-of-the-art features. All CMOS processes - bulk or SOI - are targeted from 0.6 µm down to 90 nm, with a safe and powerful technique for multi-process retargeting.
The MEDAL line stands for "Missing EDA Links" to enable the "Virtual Fab": it encompasses the SoC GDS Virtual Socket Streamer for hierarchical SoC Integration per VSIA guidelines, in complement to the "Virtual Test" offering on mixed signal and multi-level simulator SMASH with B3SI as soft-level Virtual Socket. Leader in multi-lingual modeling, it goes as far as Virtual Yield assessment of design, dynamic Specification Rules Checking, and codesign for Virtual Testbenches.
“As a major IP supplier for global foundries, Dolphin’s partnership with SMIC marks another milestone for the 8051 microprocessor core,” said Dolphin's Chairman Michel Depeyrot. “The combination of Dolphin’s soft-level cores and hard-level deliverables provides SMIC and its customers with performance-enhancing tools for the design and simulation of SoCs, and the programming of the core." Dolphin is a member of the Virtual Socket Interface Alliance (VSIA), which establishes standards for Intellectual Property cores. The 8051 microprocessor core, employing a synthesized static synchronous design, is fully compliant with industry IP standards. Furthermore, Dolphin has provided to SMIC a full set of hardware development tools, such as the 8051 Instruction Set Simulator and SMASH, Dolphin’s platinum simulator, to offer fast and precise simulations at the system-on-chip level.
"The addition of the 8051 microprocessor core provides a valuable asset to SMIC’s IP portfolio,” said Paul Ouyang, Vice President of Design Services at SMIC. “Dolphin’s tools give SMIC customers more design and simulation support to minimize time-to-market.”
In addition to the current 8051 hard core development at SMIC's 0.35um EEPROM process, SMIC will continue to partner with Dolphin to develop other 8051 hard cores at more advanced technology nodes. SMIC will also partner with Dolphin to market wafers manufactured at SMIC that use these cores."
About SMIC
SMIC (NYSE: SMI, SEHK: 0981.HK) is one of the leading semiconductor foundries in the world, providing integrated circuit (IC) manufacturing at 0.35-micron to 0.11-micron and finer line technologies to customers worldwide. Established in 2000, SMIC has four 8-inch wafer fabrication facilities in volume production in Shanghai and Tianjin. In the first quarter of 2005, SMIC commenced commercial production at its 12-inch wafer fabrication facility in Beijing. SMIC also maintains customer service and marketing offices in the U.S., Europe, and Japan, and a representative office in Hong Kong. As part of its dedication towards providing high-quality services, SMIC strives to comply with or exceed international standards and has achieved ISO9001, ISO/TS16949, OHSAS18001, TL9000, and ISO14001 certifications. For additional information, please visit http://www.smics.com/.
About Dolphin Integration
Provider of Logic, Analog and Memory Virtual Components, within its FLIP line of Intellectual Property, optimized for low power-consumption, Dolphin Integration focuses on helping customers meet the challenge of Time-To-Fab for their Systems-on-Chip, with a quality control leading reliably to success on first silicon with state-of-the-art features. All CMOS processes - bulk or SOI - are targeted from 0.6 µm down to 90 nm, with a safe and powerful technique for multi-process retargeting.
The MEDAL line stands for "Missing EDA Links" to enable the "Virtual Fab": it encompasses the SoC GDS Virtual Socket Streamer for hierarchical SoC Integration per VSIA guidelines, in complement to the "Virtual Test" offering on mixed signal and multi-level simulator SMASH with B3SI as soft-level Virtual Socket. Leader in multi-lingual modeling, it goes as far as Virtual Yield assessment of design, dynamic Specification Rules Checking, and codesign for Virtual Testbenches.
|
||||||
Dolphin Design Hot IP
Related News
- X-Fab expands mixed-signal foundry portfolio with 0.35-micron process
- TowerJazz and Dolphin Integration to offer Chip Developers a Complete Solution addressing the Low Power Requirements of the Fast Growing IoT Market
- MagnaChip to Offer Enhanced 0.13 Micron Embedded EEPROM Process Technology
- Dolphin Integration Announces a complete Panoply of Memories and Standard Cells, which uniquely offer Dual Voltage capability for the 180 nm process
- Mentor Graphics Introduces its High-Speed USB-Certified PHY for Embedded Host Applications in the SMIC 0.13 micron Process
Breaking News
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
Most Popular
|
E-mail This Article | 
|
|
Printer-Friendly Page |