English
IP Reuse Can Usher in a Renaissance
Electronic News
The 2003 International Technology Roadmap for Semiconductors (ITRS) projects that 75 percent of design productivity improvement will come from IP reuse and 25 percent from improved EDA tools, flow, or methodologies. The newest roadmap calls for widespread reuse of IP blocks greater than 1 million gates. These so called "very large blocks" are being implemented as templates, subsystems or platforms and not as a collection of individual cores. It would seem that IP reuse is now the key factor in design economics.
Using market forecasts for ASIC and ASSP design starts with process technology and the ITRS assumptions about increased IP block reuse, there will need to be 100 billion gates of re-used logic blocks in 2007's design starts. That would be 10 thousand blocks of million-gate size, re-used logic blocks.
Related News
- Thalia adds analog and mixed-signal IP reuse to Siemens' Cre8Ventures Digital Twin Marketplace
- The CAN XL Controller IP Core with a complete safety package is now available for immediate licensing to high-end automotive and consumer applications
- Digital Core Design in cooperation with DCD-SEMI Unveils DCAN-XL: Revolutionary CAN XL IP Core Bridging the Gap Between CAN FD and Ethernet
- CAN FD Controller & LIN 2.1 Controller IP Cores, Available for Immediate Licensing with Proven Automotive Compatibility
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
Breaking News
- QuickLogic Announces $6.575 Million Contract Award for its Strategic Radiation Hardened Program
- Micon Global and Silvaco Announce New Partnership
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
Most Popular
|
E-mail This Article | 
|
|
Printer-Friendly Page |