English
OCP-IP Announces Availability of Mentor Graphics CheckerWare Library of Verification IP
PORTLAND, OR — May 10, 2005 — Open Core Protocol International Partnership (OCP-IP) today announced that the OCP interface is the latest addition to the Mentor Graphics® CheckerWare® library of verification IP. The CheckerWare solution is comprised of a library exceeding 100 assertion checkers and protocol monitors, making possible the quick adoption of cutting edge assertion-based and formal verification methodologies without the cost and risk often associated with the adoption of new tools. The monitor currently supports OCP v2.1, the organization’s newest standard, announced in March. OCP 2.1 includes profiles for the most commonly coupled OCP features and an advanced tagging scheme for enhancements in out-of-order processing.
The CheckerWare monitor is an advanced verification technology that can be used to verify OCP during simulation and formal functional verification. Additionally, the monitor collects detailed coverage information, such as protocol interface behaviors of industry standard interfaces, to identify coverage weaknesses in the user’s verification scheme. CheckerWare components are added to the designs and used throughout the verification flow. This in turn facilitates faster more complete verification, and ensures that devices fully comply with the OCP specification.
“OCP has a robust, thriving infrastructure supported by many independent companies such as Mentor that provide excellent services and products,” said Ian Mackintosh, president OCP-IP. “This is a testament to the tremendous adoption we have seen throughout the industry.”
“Mentor Graphics is proud of being a contributor to the OCP-IP organization, with OCP as a leading interconnect to our customers designing complex SoCs,” stated Steve White, general manager of Mentor Graphics’ 0-In Functional Verification business unit, which provided the CheckerWare library. “The addition of the CheckerWare OCP monitor enables these customers to quickly adopt the advanced methodologies needed to reach verification closure.”
About OCP-IP
The OCP International Partnership Association, Inc. (OCP-IP), formed in 2001, promotes and supports the Open Core Protocol (OCP) as the complete socket standard ensuring rapid creation and integration of interoperable virtual components. OCP-IP's Governing Steering Committee participants are: Nokia [NYSE: NOK], Texas Instruments [NYSE: TXN], ST Microelectronics [NYSE: STM], Toshiba Semiconductor Group (including Toshiba America TAEC), and Sonics. OCP-IP is a non-profit corporation delivering the first fully supported, openly licensed, core-centric protocol comprehensively fulfilling system-level integration requirements. The OCP facilitates IP core reusability and reduces design time, risk, and manufacturing costs for SoC designs. VSIA endorses the OCP socket, and OCP-IP is affiliated with the VSI Alliance. For additional background and membership information, visit www.OCPIP.org.
The CheckerWare monitor is an advanced verification technology that can be used to verify OCP during simulation and formal functional verification. Additionally, the monitor collects detailed coverage information, such as protocol interface behaviors of industry standard interfaces, to identify coverage weaknesses in the user’s verification scheme. CheckerWare components are added to the designs and used throughout the verification flow. This in turn facilitates faster more complete verification, and ensures that devices fully comply with the OCP specification.
“OCP has a robust, thriving infrastructure supported by many independent companies such as Mentor that provide excellent services and products,” said Ian Mackintosh, president OCP-IP. “This is a testament to the tremendous adoption we have seen throughout the industry.”
“Mentor Graphics is proud of being a contributor to the OCP-IP organization, with OCP as a leading interconnect to our customers designing complex SoCs,” stated Steve White, general manager of Mentor Graphics’ 0-In Functional Verification business unit, which provided the CheckerWare library. “The addition of the CheckerWare OCP monitor enables these customers to quickly adopt the advanced methodologies needed to reach verification closure.”
About OCP-IP
The OCP International Partnership Association, Inc. (OCP-IP), formed in 2001, promotes and supports the Open Core Protocol (OCP) as the complete socket standard ensuring rapid creation and integration of interoperable virtual components. OCP-IP's Governing Steering Committee participants are: Nokia [NYSE: NOK], Texas Instruments [NYSE: TXN], ST Microelectronics [NYSE: STM], Toshiba Semiconductor Group (including Toshiba America TAEC), and Sonics. OCP-IP is a non-profit corporation delivering the first fully supported, openly licensed, core-centric protocol comprehensively fulfilling system-level integration requirements. The OCP facilitates IP core reusability and reduces design time, risk, and manufacturing costs for SoC designs. VSIA endorses the OCP socket, and OCP-IP is affiliated with the VSI Alliance. For additional background and membership information, visit www.OCPIP.org.
|
||||||
Related News
- Mentor Graphics, Northwest Logic, and Krivi Semiconductor Announce Availability of Complete DDR4 SDRAM IP Design and Verification Solution
- Mentor Graphics Adds Memory Models to Create Industry's First Complete UVM SystemVerilog Verification IP Library
- Mentor Graphics Adds MIPI Protocol Verification IP to the Questa Verification IP Library
- Mentor Graphics Adds AMBA 4 Verification IP to the Questa Multi-view Verification Components Library
- Mentor Graphics Expands Questa Multi-view Verification Components Library to Support a Larger Set of Standard Protocols
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
|
E-mail This Article | 
|
|
Printer-Friendly Page |