Synopsys Delivers Industry's First Single-Vendor PCI Express IP Solution to Pass PCI-SIG Compliance
MOUNTAIN VIEW, Calif. – May 10, 2005- Synopsys, Inc. (Nasdaq:SNPS), a world leader in semiconductor design software, today announced that it's DesignWare® PHY and digital controller intellectual property (IP) for the PCI Express™ standard is the first Data Link and PHY solution from a single vendor to pass compliance by the PCI-Special Interest Group (PCI-SIG). Combined, the DesignWare PHY, digital cores and verification IP for the PCI Express interface provide a complete, proven solution for designs incorporating PCI Express connectivity into system-on-chip (SoC) designs. Proven, compliant IP solutions reduce risk and shorten time to market for designers using these complex interfaces.
The DesignWare PHY for the PCI Express interface integrates high-speed, mixed-signal custom CMOS circuitry that is fully compliant with the PCI Express 1.1 specification and the PIPE interface standard. While low in power consumption and silicon area, the DesignWare PHY substantially exceeds the electrical specifications in such key performance areas as jitter margin and receive sensitivity. The family of PCI Express digital cores from Synopsys is designed with a high-performance, pipelined architecture for maximum sustainable throughput while achieving low latency and a low gate count. Using the Synopsys PHY and digital controller cores together greatly reduces the risk of interoperability failure between the complex digital protocol layers and high-speed analog interfaces.
"As the leading provider of PCI Express IP, we have taken an active role in lowering the total cost of ownership for our customers using this faster protocol," said Guri Stark, vice president of Marketing in Synopsys' Solutions Group. "Our customers depend on us to save them money when they deploy PCI Express technology because they get a solution that is verified to their application and hardened with substantially less Link-PHY integration risk."
Availability
DesignWare digital cores for the PCI Express interface, including endpoint, root complex, dual mode and switch/bridge, as well as the DesignWare PHY IP are currently available. DesignWare verification IP for the PCI Express interface is available today for no additional charge to current DesignWare Library and DesignWare Verification Library licensees.
About DesignWare Cores
Synopsys DesignWare Cores provide system designers with silicon-proven, digital and mixed-signal connectivity IP for some of the world's most recognized products, including communications processors, routers, switches, game consoles, digital cameras, computers and computer peripherals. The DesignWare Cores family includes industry-leading connectivity IP such as USB 1.1, 2.0, OTG and USB PHYs, PCI, PCI-X®, PCI Express™, PCI Express PHY, SATA, IEEE 1394 and Ethernet standards. Provided as synthesizable RTL source code or in GDS format, these cores enable designers to create innovative, cost-effective systems-on-chip and embedded systems. Synopsys provides flexible licensing options for the DesignWare Cores. Each core can be licensed individually, on a fee-per-project basis or users can opt for the Volume Purchase Agreement, which enables them to license all the cores under one simple agreement.
For a complete directory of Synopsys IP visit: www.synopsys.com/ipdirectory
For more information on DesignWare IP, visit: www.designware.com or call 1-877-4BEST-IP
About Synopsys
Synopsys, Inc. is a world leader in EDA software for semiconductor design. The company delivers technology-leading semiconductor design and verification platforms and IC manufacturing software products to the global electronics market, enabling the development and production of complex systems-on-chips (SoCs). Synopsys also provides intellectual property and design services to simplify the design process and accelerate time-to-market for its customers. Synopsys is headquartered in Mountain View, California and has offices in more than 60 locations throughout North America, Europe, Japan and Asia. Visit Synopsys online at http://www.synopsys.com.
Synopsys and DesignWare are registered trademarks of Synopsys, Inc. PCI, PCI-X and PCI Express are registered trademarks of PCI-SIG. All other trademarks or registered trademarks mentioned in this release are the intellectual property of their respective owners.
|
Synopsys, Inc. Hot Verification IP
Related News
- Synopsys' DesignWare IP Core for PCI Express First to Pass PCI-SIG Compliance Tests
- Tallika's PCI Express Endpoint Controller and SMSC's PCI Express PHY Successfully Pass PCI-SIG Compliance
- Synopsys DesignWare Controller and PHY IP for PCI Express Successfully Pass PCI-SIG 2.0 Compliance Testing
- Synopsys Switch IP for PCI Express Passes PCI-SIG Compliance Testing
- Synopsys IP for PCI Express 2.0 (Gen II) Passes PCI-SIG Compliance
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |