Synopsys' Hi-Speed USB OTG IP is First and Only Complete IP Solution To Earn Hi-Speed USB OTG Certification
MOUNTAIN VIEW, Calif. ¨C May 12, 2005 - Synopsys, Inc. (Nasdaq:SNPS), a world leader in semiconductor design software, today announced that its DesignWare® Universal Serial Bus On-The-Go (USB OTG) digital core plus three physical interfaces (PHYs) intellectual property (IP) is the first and only complete OTG IP solution to be certified by the USB Implementers Forum (USB-IF). The certification helps ensure DesignWare users of interoperability with Hi-Speed USB PCs and Hi-Speed USB OTG products.
"USB is the most successful PC connectivity standard of all time and it has successfully migrated into CE and Mobile devices. We welcome Synopsys' work to further the standard's acceptance in the marketplace," said Jeff Ravencraft, chairman and president of the USB Implementers Forum (USB-IF). "As an active member of the USB-IF Synopsys continues to help ensure high-quality USB specifications."
"We looked to Synopsys for the complete, high-quality, Hi-Speed USB OTG solution that we needed to quickly and reliably integrate into our portable audio platform," said Mario Manninger, director of engineering, Communications Business Unit of austriamicrosystems. "Synopsys' rigorous approach to quality and risk reduction has enabled us to make Hi-Speed USB connectivity a differentiating feature of our products."
"Certification of our IP, both digital and physical layers, gives our customers and their users' greater assurance of proven USB functionality and interoperability," said Eric Huang, product marketing manager for DesignWare USB IP at Synopsys. "Designers can now select from more semiconductor processes to align with targeted silicon costs. They can use our certified digital core with one of our three certified PHYs ©¤ two in 130nm and one in 90nm processes. Synopsys continues to lead the way in risk reduction by participating at the first Hi-Speed USB OTG plugfest held by the USB Implementers Forum, and passing all the tests with not just one, but three PHYs." Huang also serves as chair of the USB On-The-Go Working Group.
Availability
DesignWare digital and PHY IP for Hi-Speed USB OTG, Hi-Speed USB Host and Hi-Speed USB Devices are currently available. DesignWare USB verification IP is also available for DesignWare Library and DesignWare Verification Library licensees at no additional charge.
About DesignWare Cores
Synopsys DesignWare Cores provide system designers with silicon-proven, digital and mixed-signal connectivity IP for some of the world's most recognized products, including communications processors, routers, switches, game consoles, digital cameras, computers and computer peripherals. The DesignWare Cores family includes industry-leading connectivity IP such as USB 1.1, 2.0, OTG and USB PHYs, PCI, PCI-X(R), PCI Express(TM), PCI Express PHY, SATA, IEEE 1394 and Ethernet standards. Provided as synthesizable RTL source code or in GDS format, these cores enable designers to create innovative, cost-effective systems-on-chip and embedded systems. Synopsys provides flexible licensing options for the DesignWare Cores. Each core can be licensed individually, on a fee-per-project basis or users can opt for the Volume Purchase Agreement, which enables them to license all the cores under one simple agreement.
For a complete directory of Synopsys IP visit:www.synopsys.com/ipdirectory
For more information on DesignWare IP, visit: www.designware.com or call 1-877-4BEST-IP
About Synopsys
Synopsys, Inc. is a world leader in EDA software for semiconductor design. The company delivers technology-leading semiconductor design and verification platforms and IC manufacturing software products to the global electronics market, enabling the development and production of complex systems-on-chips (SoCs). Synopsys also provides intellectual property and design services to simplify the design process and accelerate time-to-market for its customers. Synopsys is headquartered in Mountain View, California and has offices in more than 60 locations throughout North America, Europe, Japan and Asia. Visit Synopsys online at http://www.synopsys.com.
Synopsys and DesignWare are registered trademarks of Synopsys, Inc. PCI, PCI-X and PCI Express are trademarks of PCI-SIG. All other trademarks or registered trademarks mentioned in this release are the intellectual property of their respective owners.
|
Synopsys, Inc. Hot Verification IP
Related News
- IBM, Chartered Select Synopsys' Hi-Speed USB 2.0 and OTG PHYs for Their 90-nm Process Platform
- Synopsys Unveils Industry's First Certified Hi-Speed USB 'On-the-Go' nanoPHY IP for TSMC'S 65-Nanometer Process
- Synopsys Introduces Industry's First 90 Nanometer USB 2.0 On-The-Go PHY and Extends Its Hi-Speed USB PHY to 90 Nanometer Node
- Synopsys DesignWare USB Host and PHY IP Are First To Attain Hi-Speed USB 2.0 Logo Certification
- SMSC Provides Industry's First ULPI Stand-Alone Transceiver for Hi-Speed USB Industry Specification
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |