Process Detector (For DVFS and monitoring process variation), TSMC 12FFC
MaxLock Introduces "Shareware" Concept to Hardware IP Developers Can Now Try a PCI VHDL Core Before Buying It
MaxLock Introduces "Shareware" Concept to Hardware IP Developers Can Now Try a PCI VHDL Core Before Buying It
San Jose, CA, December 4, 2000 - The "shareware" distribution method, where users can try a program before buying it, has long been used to promote software. MaxLock, Inc. has now introduced this concept to hardware Intellectual Property (IP) by allowing developers to download and try its PCI EuCore family before committing to buying it.
The downloadable PCI EuCore is not a "watered down" version but includes all features including PCI 2.2 compliance, master and target versions, support for all 6 Base Address Registers, interrupt support, simulation models and PCB layout. In addition, synthesizable VHDL source code is included which makes it easy to eliminate unused features or add special capabilities. A prototyping board and design services are also available at additional charge. These features put it at the top of its class with similar products by Xilinx, Arasan or Eureka Tech.
"Our PCI EuCore is designed to be a world-class product," says Max Dunn, President of MaxLock. "By letting developers try it first, they will be able to see for themselves how it beats competing products."
The PCI EuCore can be downloaded at no charge from www.maxlock.com. The license fee for the master/target is $9500 and for the target only is $5500. The prototype board is available for $500.
ABOUT THE COMPANY
MaxLock, Inc. has been developing hardware and software applications since 1988. Its family of high-performance and reliable low-cost core architectures is suitable for a wide range of applications. All EuCore products are highly modular and designed for customers developing their own products. MaxLock also offers a wide range of custom design services.
Related News
- Bluespec Unveils Groundbreaking "RISC-V Factory" - Empowering Open Source Hardware Developers to Build Faster and More Efficiently
- Sonics Introduces SoC Performance Profile and Debug IP for System Architects and Software Developers
- Actel Lets Customers "Try Before They Buy" with New Web-Based IP Core Evaluation Program
- Alphawave Semi "Redefines Connectivity" in AI Hardware and Edge AI Summit 2024 Presentation on Chiplet Interconnects
- SEALSQ Introduces QS7001, a Newly Developed Cutting-Edge RISC-V Secure Hardware Platform, Specifically Designed for IoT security in the Post-Quantum Era
Breaking News
- Axelera AI Secures up to €61.6 Million Grant to Develop Scalable AI Chiplet for High-Performance Computing
- Baya Systems Revolutionizes AI Scale-Up and Scale-Out with NeuraScale™ Fabric
- Europe takes a major step towards digital autonomy in supercomputing and AI with the launch of DARE project
- Infineon brings RISC-V to the automotive industry and is first to announce an automotive RISC-V microcontroller family
- EnSilica Secures €2.13 Million European Space Agency Development Contract
Most Popular
- MosChip® Launches MosChip DigitalSky GenAIoT™ to Accelerate the Development of Next-Gen Connected, Intelligent Products
- Arm vs. Qualcomm: The Legal Tussle Continues
- indie Semiconductor and GlobalFoundries Announce Strategic Collaboration to Accelerate Automotive Radar Adoption
- Silvaco Expands Product Offering with Acquisition of Cadence's Process Proximity Compensation Product Line
- Marvell Demonstrates Industry's Leading 2nm Silicon for Accelerated Infrastructure
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |