Soft parallelizing processor receives $2.8 million backing
EE Times: Soft parallelizing processor receives $2.8 million backing | |
Peter Clarke (05/19/2005 7:07 AM EDT) URL: http://www.eetimes.com/showArticle.jhtml?articleID=163105562 | |
LONDON Swedish acceleration technology startup Mitrionics AB, founded in 2000, has received an investment of 20.2 million Swedish krone (about $2.8 million) from Teknoinvest of Oslo, Norway, and Creandum of Stockholm, Sweden. TeknoSeed, which made a seed investment in Mitrionics, participated in the latest funding round. The company, which already has a U.S. office in San Jose, California, did not indicate for what the funds would be used. The company's Mitrion processor, intended for implementation within a field programmable gate array, allows a high-level language approach to the automatic implementation of algorithms on FPGA chips, according to the company's website. The Mitrion compiler and debugger help find parallelism in the algorithm and the processor is then adapted to use the FPGA resources, company documents said. The Mitrion platform enables software programmers to exploit the power of parallel processing in FPGAs to provide between 10 and 100 times the performance of traditional microprocessors without needing to design custom hardware. However, Mitrionics does discuss the use of the Mitrion-C high-level language, in its technology "white paper". "The Mitrion platform is shortly ready for a commercial release. Our primary target is the U.S. which is the largest and most advanced market in the world for supercomputing applications. We have successfully built a strong base of early-access customers and partners, allowing us to efficiently deploy the Mitrion Development Toolkit release 1.0 according to plan later this year," said Anders Dellson , chief executive officer of Mitrionics AB, in a statement. Mitrionics (Lund, Sweden) has announced working partnerships with computer maker Silicon Graphics Inc. (Mountain View, Calif.) and FPGA subsystem supplier Nallatech Ltd. (Glasgow, Scotland). "Mitrion's fusion of a processor abstraction model coupled with the ability to extract embedded parallelism provides exceptional acceleration of algorithms," Steve Miller, chief engineer for system architecture at Silicon Graphics, was quoted saying in a press release announcing collaboration between SGI and Mitrionics.
| |
- - | |
Related News
- Many-core processor IP company Recore Systems secures $2 million Series B investment for go-to-market
- Codasip Secures $2.8 Million First Round of Funding, Led by Credo Ventures
- Kilopass Receives $8 Million Funding to Expand Technology Roadmap
- DAFCA Receives $1.8 Million ATP Grant to Develop Reconfigurable Infrastructure Platform for System-on-Chip Electronics
- TAK’ASIC receives $16.25 million Series C funding to fuel expansion of its growing imaging processor business
Breaking News
- Micon Global and Silvaco Announce New Partnership
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
Most Popular
E-mail This Article | Printer-Friendly Page |