Initial Wave of Intellectual Property Support for New LatticeXP FPGA Family now Available
ispLeverCORE IP Modules, Including Ethernet, PCI, DMA, FCRAM and DDR can be Downloaded and Evaluated without Charge
HILLSBORO, OR - MAY 23, 2005 - Lattice Semiconductor Corporation (NASDAQ: LSCC) today announced the immediate availability of several key ispLeverCORE™ Intellectual Property (IP) modules for its recently announced LatticeXP™ FPGAs. Easily integrated into the Lattice ispLEVER ® design tool suite, and optimized to take full advantage of the LatticeXP architecture, the initial IP cores include Ethernet, PCI, DMA, FCRAM and DDR and target the consumer, computing and communications markets. Throughout 2005, the LatticeXP IP portfolio will continue to expand with the availability of several additional ispLeverCORE modules, complemented by IP cores from Lattice third party partners and by free, industry-standard Reference Designs.
Lattice ispLeverCORE IP modules are designed to the highest coding standards and are extensively tested to meet required functionality and performance. These cores are ready-to-use, well documented and fully supported by Lattice field and factory engineers. "These initial IP cores reflect Lattice's ongoing commitment to Bringing the Best Together for our customers," said Stan Kopec, Lattice vice president of corporate marketing. "These IP modules, coupled with the unique, non-volatile architecture of our LatticeXP FPGAs, reduce overall design complexity, allow designers to focus on their unique design concerns and, consequently, accelerate our customers' time to market," Kopec concluded.
ispLeverCORE Reference Designs for LatticeXP Devices
Complementing the Lattice ispLeverCORE IP cores are free reference designs that support a number of functions. These reference designs are available now and come with either source code or a netlist:
- QDR II SDRAM Controller
- SDR SDRAM Controller
- I2C Bus Master Controller
- 1553 Data Bus Encoder/Decoder
- RGMII to GMII Bridge
- POS PHY Level 3 Link
Availability
IP Evaluation Packages are available now on the Lattice website for immediate download at no charge. Each Evaluation Package contains a model for functional simulation and an evaluation netlist for fitting purposes and static timing analysis. These ispLeverCORE IP modules are available now:
- 10/100 Ethernet MAC
- 1G Ethernet MAC
- PCI
- Multi-Channel DMA Controller
- FCRAM Controller
- DDR Controller
Data Sheets and User Manuals for these IP modules can be found on the Lattice website, http://www.latticesemi.com/ip.
About Lattice ispLeverCORE IP
Lattice ispLeverCORE IP products are highly integrated, modular design blocks that can be reused and easily placed within a programmable logic design. The ispLeverCORE modules implement popular industry-standard functions, commonly known as intellectual property (IP) cores.
Lattice offers a growing portfolio of ispLeverCORE modules, optimized for use with its device families. The ispLeverCORE modules are designed using the highest coding standards, and are extensively tested to meet required functionality and performance. These cores are ready-to-use, well documented, and are supported by Lattice field and factory application engineers.
About LatticeXP FPGAs
Non-volatile LatticeXP FPGAs deliver the benefits of instant-on operation, excellent security and a single-chip implementation, and provide cost-effective alternatives to traditional SRAM-based FPGAs and their associated boot memories. The ispXP™ technology used in the LatticeXP devices combines SRAM and non-volatile Flash memory to deliver an FPGA that is both non-volatile and infinitely reconfigurable. The SRAM-based memory cells control the operation of the device logic and are loaded from the on-chip Flash memory in less than 1mS at power-up -- providing instant-on capability -- or on user command. Unlike SRAM-based FPGAs, the LatticeXP device does not require an external boot memory and so provides a single-chip solution with the associated benefits of reduced board area and simplified system manufacture. The absence of an external boot device also eliminates the need for an external bit-stream at boot up and the possibility of bitstream snooping, a major security concern with SRAM FPGAs. Security features prohibit bit-stream readback from the SRAM and Flash sections of the devices to further enhance security.
About Lattice Semiconductor
Lattice Semiconductor Corporation provides the industry's broadest range of Field Programmable Gate Arrays ( FPGA) and Programmable Logic Devices ( PLD), including Field Programmable System Chips ( FPSC), Complex Programmable Logic Devices ( CPLD), Programmable Mixed-Signal Products ( ispPAC® ) and Programmable Digital Interconnect Devices ( ispGDX® ). Lattice also offers industry leading SERDES products.
Lattice is "Bringing the Best Together" with comprehensive solutions for system design, including an unequaled portfolio of non-volatile programmable devices that deliver instant-on operation, security and "single chip solution" space savings.
Lattice products are sold worldwide through an extensive network of independent sales representatives and distributors, primarily to OEM customers in communications, computing, industrial, consumer, automotive, medical and military end markets. Company headquarters are located at 5555 NE Moore Court, Hillsboro, Oregon 97124-6421, USA; telephone 503-268-8000, fax 503-268-8037. For more information about Lattice Semiconductor Corporation, visit http://www.latticesemi.com
Statements in this news release looking forward in time are made pursuant to the safe harbor provisions of the Private Securities Litigation Reform Act of 1995. Investors are cautioned that forward-looking statements involve risks and uncertainties including market acceptance and demand for our new products, our dependencies on our silicon wafer suppliers, the impact of competitive products and pricing, technological and product development risks and other risk factors detailed in the Company's Securities and Exchange Commission filings. Actual results may differ materially from forward-looking statements.
# # #
Lattice Semiconductor Corporation, Lattice (& design), L (& design), ispLEVER, ispLeverCORE, ispGDX, ispPAC, ispXP, LatticeXP and specific product designations are either registered trademarks or trademarks of Lattice Semiconductor Corporation or its subsidiaries in the United States and/or other countries.
GENERAL NOTICE: Other product names used in this publication are for identification purposes only and may be trademarks of their respective holders.
|
Related News
- Lattice Semiconductor, Eureka Technology Announce Intellectual Property Support for new FPGA Families
- Gowin Semiconductor Corp. announces LittleBee Family GW1NS Series GW1NS-2K FPGA SoC Device Engineering Samples and Development Board Available
- Sercos IP Core for Xilinx 7 Series FPGAs and Zynq SoC Family Available
- Altera Ships Cyclone V Family - the Lowest Power, Lowest Cost 28-nm FPGAs Available on the Market Today
- HRD Video Camera Development Kit and Evaluation Reference Design Now Available for LatticeECP3 FPGA Family
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |