D&R to help build Taiwan IP repository
D&R to help build Taiwan IP repository
By Peter Clarke, EE Times
December 4, 2000 (11:00 a.m. EST)
URL: http://www.eetimes.com/story/OEG20001204S0001
LONDON The Industrial Technology Research Institute (ITRI) will use the IP Manager series of XML-based software from Design and Reuse (D&R) to develop, deliver, support and exchange semiconductor intellectual property that ITRI will hold in a repository for a number Taiwanese chip companies. According to Design and Reuse (in which CMP Media Inc., the publisher of EE Times, holds a 19 percent stake), ITRI (Hsinchu, Taiwan) plans to create an Internet-based catalog for semiconductor IP vendors in Taiwan. Design and Reuse (Grenoble, France) said ITRI will use D&R's IP Catalog Builder and IP Profiler software to provide visibility and control data access online. "D&R technology is simple to use, and XML metadata storage offered real management power," said Jyuo-Min Shyu, vice president of ITRI. "We will train our designers with D&R tools to build an IP cata log for easy search of silicon IP information and to foster the growth of the IP business in Taiwan." Shyu is responsible for the Electronics Research & Service Organization and System-on-Chip (SoC) Technology Center at ITRI. He is also president of the Secretariat of the Silicon IP Consortium in Taiwan, a group reported to comprise 43 member companies. "We are glad to provide our intranet reuse management technology to ITRI and to meet their needs in the future, from IP to SoC," said Gabriele Saucier, founder and chief executive of officer of Design and Reuse. Saucier said D&R "expects further collaborations with industrial partners in Taiwan."
Related News
- Taiwan Industrial Technology Research Institute (ITRI) to Build Semiconductor IP Delivery and Design Management Systems using D&R's IP Manager Series(tm)
- GLOBALFOUNDRIES To Build R&D Facility in New York to Accelerate Advanced Manufacturing Technologies for Global Customers
- ARM Expands R&D Presence in Taiwan with Hsinchu Design Center
- D&R confirms the opening of it's Internet IP Trading Centre
- Taiwan targets IC design as next expansion phase, plans SoC R&D park
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
E-mail This Article | Printer-Friendly Page |