5V Library for Generic I/O and ESD Applications TSMC 12NM FFC/FFC+
Feroceon processor reorganizes ARM's pipeline, says In-Stat
![]() | |
EE Times: Feroceon processor reorganizes ARM's pipeline, says In-Stat | |
Peter Clarke (05/31/2005 8:38 AM EDT) URL: http://www.eetimes.com/showArticle.jhtml?articleID=163702145 | |
LONDON Marvell Technology Group Ltd. has disclosed the development of a complex ARM-based processor with a variable-length processing pipeline that allows out-of-order instruction execution, according to In-Stat. Marvell has begun sampling its Feroceon chip in an evaluation board, In-Stat said in a newsletter, adding that the 0.15-micron Orion chip is Marvell's first SoC instantiation of Feroceon. Marvell plans to ship parts at clock frequencies of up to 600MHz and parts are sampling, In-Stat added. The Feroceon makes some significant changes to the standard ARM fixed pipeline, with a variable-stage pipeline that ranges from six stages to eight if the writeback stage is included. Most ARM processors (and many other embedded processors) employ an in-order, fixed-stage pipeline design because it is simpler to construct and uses less logic, In-Stat said. The instructions per cycle (IPC) of an in-order, fixed-stage pipeline will often be fairly low unless other features are added, such as multithreading or superscalarity. In contrast, a variable-stage pipeline optimizes the number of clock cycles needed from issue to retire on each instruction, avoids wasting processor resources, and minimizes the branch penalty from dead clock cycles. With these changes to the ARM core, the Feroceon processor could also support dual-issue operation, In-Stat said.
| |
- - | |
Related News
- Godson similar to MIPS, could raise issues, says In-Stat
- Renesas' New Ultra-High Performance MCUs are Industry's First Based on Arm Cortex-M85 Processor
- IPO Arm, says Qualcomm boss, and we'll buy in
- Arm Mali-G77 GPU named Best Processor IP in The Linley Group's Analysts' Choice Awards
- Nordic Semiconductor unveils world's first dual Arm Cortex-M33 processor wireless SoC for the most demanding low power IoT applications
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |