Agilent adds synthesizable ARM cores for communications, imaging ASICs
Agilent adds synthesizable ARM cores for communications, imaging ASICs
By Semiconductor Business News
November 28, 2000 (3:30 p.m. EST)
URL: http://www.eetimes.com/story/OEG20001128S0045
PALO ALTO, Calif. -- Agilent Technologies Inc. today announced it has licensed two synthesizable RISC cores from ARM Ltd. for integration into communications and imaging ASIC products. The ARM7TDMI-S and ARM946E-S are being delivered in software form--as "soft" vs. "hard" cores--which offers additional flexibility for ASIC designers, according to Agilent. Agilent also said it has licensed ARM's ETM7 and ETM9 Embedded Trace Macrocell solutions for advanced system-on-chip (SoC) debug. These development systems are intended to provide Agilent with cost-efficient and timely debug capabilities for their new ASIC products based on the two new ARM cores as well as a previously licensed ARM7TDMI. "The combination of Agilent's ASIC expertise and ARM core experience, and our extensive third-party infrastructure-- from development tools and operating systems to application software and design support--will provide OEMs with a full range of leading-edg e solutions," declared Reynette Au, vice president of corporate marketing for ARM, based in Cambridge, England. Palo Alto-based Agilent said it was one of the first to integrate a standard processor into an ASIC over a decade ago, when the company was part of Hewlett-Packard Co. Since then, the company said it has focused intellectual property (IP) design cores and processors on high-performance ASICs for a range of applications, including ASICs for communications, imaging, and computing.
Related News
- ARM adds memory to synthesizable core <FONT SIZE=-1>(by Peter Clarke - EE-TIMES)</FONT>
- Faraday Partners with Arm to Innovate AI-driven Vehicle ASICs
- MachineWare announces new ARM processor simulation and SystemC profiling products, adds Windows support
- SEGGER adds Stack Overflow Prevention (STOP) technology to Embedded Studio for ARM
- Oracle adds Arm Neoverse-based cloud instances with OCI Ampere A1
Breaking News
- Baya Systems Raises $36M+ to Propel AI and Chiplet Innovation
- Andes Technology D45-SE Processor Achieves ISO 26262 ASIL-D Certification for Functional Safety
- VeriSilicon and Innobase collaboratively launched second-generation Yunbao series 5G RedCap/4G LTE dual-mode modem IP
- ARM boost in $100bn Stargate data centre project
- MediaTek Adopts AI-Driven Cadence Virtuoso Studio and Spectre Simulation on NVIDIA Accelerated Computing Platform for 2nm Designs
Most Popular
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- Arm Chiplet System Architecture Makes New Strides in Accelerating the Evolution of Silicon
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Cadence to Acquire Secure-IC, a Leader in Embedded Security IP
- Blue Cheetah Tapes Out Its High-Performance Chiplet Interconnect IP on Samsung Foundry SF4X
E-mail This Article | Printer-Friendly Page |