English
Interview - Gary Meyers, president and CEO of Synplicity : FPGA or ASIC?
By Ed Sperling -- 6/6/2005
Electronic News
Gary Meyers, president and CEO of FPGA tool vendor Synplicity, sat down with Electronic News to talk about what’s changing in the EDA industry. What follows are excerpts of that conversation.
Click here to read more....
Electronic News
Gary Meyers, president and CEO of FPGA tool vendor Synplicity, sat down with Electronic News to talk about what’s changing in the EDA industry. What follows are excerpts of that conversation.
Click here to read more....
Related News
- CEO Interview: Sammy Cheung: Filling the General-Purpose FPGA Void
- CEO interview: Flex Logix' Geoff Tate on licensing FPGA
- FPGA veteran Robert Blake joins Achronix as president and chief executive officer
- Interview: IEC Executive Perspectives DesignCon 2009 with Xerxes Wania, President and CEO, Sidense Corp.
- eASIC Appoints ASIC and FPGA Industry Expert Mo Movahed as Vice President of Software Engineering
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
|
E-mail This Article | 
|
|
Printer-Friendly Page |