Synopsys Announces DesignWare IP Support for PCI Express 1.1 Specification
MOUNTAIN VIEW, Calif., June 6, 2005 - Synopsys, Inc. (Nasdaq:SNPS), a world leader in semiconductor design software, today announced that its DesignWare® IP for PCI Express® supports the recently released PCI Express 1.1 specification, which includes several errata updates and improvements to increase the robustness of power management and error handling. The PCI Express 1.1 standard incorporates the industry's combined design experience of the past two years and reflects the strong growth and wide-spread adoption of the PCI Express interface. The PCI Express 1.1 specification is fully backward compatible with the PCI Express 1.0a specification. With DesignWare IP for PCI Express, designers can immediately begin taking advantage of the new version 1.1 features of the PCI Express specification.
"Designers depend on Synopsys, the leading provider of IP for PCI Express, to deliver quality IP for the latest interconnect standards," said Guri Stark, vice president of Marketing, Synopsys Solutions Group. "The quick support of the PCI Express 1.1 release demonstrates Synopsys' commitment to providing industry-leading PCI Express solutions that help enable the rapid adoption of PCI Express."
Availability
The Synopsys DesignWare digital controller cores and PHY IP for PCI Express 1.1 are available today. DesignWare verification IP for PCI Express 1.1 is planned to be available in Q3 calendar 2005.
About DesignWare Cores
Synopsys DesignWare Cores provide system designers with silicon-proven, digital and mixed-signal connectivity IP for some of the world's most recognized products, including communications processors, routers, switches, game consoles, digital cameras, computers and computer peripherals. Provided as synthesizable RTL source code or in GDS format, these cores enable designers to create innovative, cost-effective systems-on-chips and embedded systems. Synopsys provides flexible licensing options for the DesignWare Cores. Each core can be licensed individually, on a fee-per-project basis or users can opt for the Volume Purchase Agreement, which enables them to license all the cores as part of one simple agreement. For more information on DesignWare IP, visit: www.designware.com or call 1-877-4BEST-IP.
About Synopsys
Synopsys, Inc. is a world leader in EDA software for semiconductor design. The company delivers technology-leading semiconductor design and verification platforms and IC manufacturing software products to the global electronics market, enabling the development and production of complex systems-on-chips (SoCs). Synopsys also provides intellectual property and design services to simplify the design process and accelerate time-to-market for its customers. Synopsys is headquartered in Mountain View, California and has offices in more than 60 locations throughout North America, Europe, Japan and Asia. Visit Synopsys online at http://www.synopsys.com.
Synopsys and DesignWare are registered trademarks of Synopsys, Inc. PCI Express and PCI-SIG are registered trademarks of PCI-SIG. All other trademarks or registered trademarks mentioned in this release are the intellectual property of their respective owners.
|
Synopsys, Inc. Hot Verification IP
Related News
- Synopsys DesignWare IP First to Support Final Release of PCI Express 3.0 Specification
- Synopsys DesignWare USB 2.0 nanoPHY and PCI Express 1.1 PHY IP First to Achieve Compliance in UMC's 65-Nanometer Process Technologies
- Synopsys' DesignWare IP for PCI Express with Support for Low-Power Sub-States Successfully Taped Out in Multiple Designs
- Denali and NXP Demonstrate Silicon-Proven and Fully Compliant PCI Express 1.1 Solution
- Denali PCI Express Product Passes First PCI Express 1.1 Compliance Testing in USA
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |