English
German company to introduce PLL IP core at DAC
 | |
| EE Times: German company to introduce PLL IP core at DAC | |
| (06/10/2005 12:52 PM EDT) URL: http://www.eetimes.com/showArticle.jhtml?articleID=164302158 | |
| SAN FRANCISCO — Cologne Chip AG plans to introduce a new intellectual property (IP) core design Monday (June 13) at the Design Automation Conference (DAC) in Anaheim, Calif. The core design, C3-PLL-2, is a phase-locked loop (PLL) for frequency synthesizer applications, based on Cologne Chip's Digicc technology design approach. According to Cologne Chip (Cologne, Germany), the core is fully digital, designed for use with standard cell libraries for digital logic, independent of process technology and chip geometry and occupies a smaller silicon space than that of competing technologies. Cologne Chip said information about C3-PLL-2 pricing and availability could be obtained through the company's Web site.
| |
| - - | |
Related News
- True Circuits Introduces New Synthesizable Precision PLL and Synthesizable Micro PLLs and DLLs and Demonstrates Silicon Proven DDR PHY
- True Circuits Showcases Revolutionary DDR 4/3 PHY and latest PLL and DLL Hard Macros at DAC
- Pulsic to Introduce Integrated, Full-chip Planning and Top-level Routing Solution for Custom IC Design at DAC 2011
- True Circuits Attends DAC, Features Complete Line of PLL and DLL IP
- Comprehensive ADC/DAC and AFE IP Solutions: Enabling Next-Generation Applications Across Varying Technology Nodes
Breaking News
- Micon Global and Silvaco Announce New Partnership
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
Most Popular
|
E-mail This Article | 
|
|
Printer-Friendly Page |