German company to introduce PLL IP core at DAC
EE Times: German company to introduce PLL IP core at DAC | |
(06/10/2005 12:52 PM EDT) URL: http://www.eetimes.com/showArticle.jhtml?articleID=164302158 | |
SAN FRANCISCO Cologne Chip AG plans to introduce a new intellectual property (IP) core design Monday (June 13) at the Design Automation Conference (DAC) in Anaheim, Calif. The core design, C3-PLL-2, is a phase-locked loop (PLL) for frequency synthesizer applications, based on Cologne Chip's Digicc technology design approach. According to Cologne Chip (Cologne, Germany), the core is fully digital, designed for use with standard cell libraries for digital logic, independent of process technology and chip geometry and occupies a smaller silicon space than that of competing technologies. Cologne Chip said information about C3-PLL-2 pricing and availability could be obtained through the company's Web site.
| |
- - | |
Related News
- True Circuits Introduces New Synthesizable Precision PLL and Synthesizable Micro PLLs and DLLs and Demonstrates Silicon Proven DDR PHY
- True Circuits Showcases Revolutionary DDR 4/3 PHY and latest PLL and DLL Hard Macros at DAC
- Pulsic to Introduce Integrated, Full-chip Planning and Top-level Routing Solution for Custom IC Design at DAC 2011
- True Circuits Attends DAC, Features Complete Line of PLL and DLL IP
- Silicon Creations Celebrates Milestone with Delivery of 1,000th Production License for Fractional-N PLL
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |