CoWare Delivers SystemC Models for PMC-Sierra's RM7900 Processor Family
Transaction-Level Models Cut Design Time for Customers of PMC-Sierra's MIPS-Powered Processors and CoWare's ConvergenSC Design Environment
DESIGN AUTOMATION CONFERENCE, ANAHEIM, Calif., June 13, 2005 * * * CoWare (R) Inc., today announced a collaboration with PMC-Sierra, Inc. (Nasdaq:PMCS) to provide an electronic system-level (ESL) design solution for customers designing products based on PMC Sierra's RM7900 family of MIPS-PoweredTM processors. The solution consists of a processor support package for CoWare's ConvergenSC® design environment based on an RM7900 SystemC transaction-level model for the processor. The inclusion of the RM7900 model in the ConvergenSC Model Library - the industry's largest model library for SystemC - extends the freedom of choice for processor IP demanded by today's systems architects. The SystemC-based solution provides a significant reduction in overall design time by enabling designers to validate a design's hardware architecture concurrently with embedded software - much earlier than with previous design methods.
"ESL design methods are being adopted rapidly across many different applications," said Pete Hardee, director of solutions marketing for CoWare. "Our customers are increasingly seeing the value of architectural optimization and pre-silicon software development - especially in the enterprise communications and office automation segments, where PMC-Sierra's powerful MIPS-Powered processors are prevalent."
"As our customers respond to increasing design complexity and increasingly competitive markets, the availability of CoWare's ConvergenSC tools enables them to reduce their time to market," said Vineet Dujari, manager of firmware development for PMC-Sierra's Microprocessor Product Division.
Availability
The processor support package for PMC-Sierra's RM7900 series processors is already in use with early access customers and will be available in production release as part of the CoWare ConvergenSC Model Library in late Q2 2005. For pricing information, contact your local sales office. For more information on the ConvergenSC Model Library, visit www.coware.com.
About CoWare
CoWare is a leading supplier of electronic system-level (ESL) design software and services. CoWare offers a comprehensive set of ESL tools that enable SoC developers to "differentiate by design" through the creation of system-IP including embedded processors, on-chip buses, and DSP algorithms; the architecture of optimized SoC platforms; and hardware/software co-design. The company's solutions are based on open industry standards including SystemC. CoWare's customers are major systems, semiconductor, and IP companies in the market where consumer electronics, computing, and communications converge. CoWare's corporate investors include ARM Ltd. [(LSE:ARM); (Nasdaq: ARMHY)], Cadence Design Systems (NYSE:CDN), STMicroelectronics (NYSE:STM), and Sony Corporation (NYSE:SNE).
CoWare is headquartered in San Jose, Calif., and has offices around the world. For more information about CoWare and its products and services, visit www.coware.com.
* * *
ConvergenSC and CoWare are registered trademarks of CoWare, Inc. All other trademarks are the property of their respective owners.
|
Related News
- Altera Announces New Family of IP Cores Designed for PMC-Sierra's POS-PHY Solutions
- ARM Announces Processor Licensing Agreement With PMC-Sierra For Cortex and MultiCore Processors
- Synopsys DesignWare IP for 5.0 Gbps PCI Express Enables First-Pass Silicon Success for PMC-Sierra's High-Performance SoC
- PMC-Sierra's New Multi-Service Processors Optimize Power and Performance for Network and Storage Applications; High Performance MIPS32 34K Core is Integrated in the MSP8110 and MSP8120 System-On-Chips
- PMC-Sierra's New Multi-Service Residential Gateway Solution Powered by Multi-Threaded MIPS32 34K Core
Breaking News
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
Most Popular
E-mail This Article | Printer-Friendly Page |