English
Poseidon Design Systems supports Synplicity Synthesis tools
San Jose, CA – June 16, 2005 – Poseidon Design Systems today announced that its Triton Tool suite provides direct support for the use of Synplicity synthesis tools.
“The fundamental value proposition of ESL (Electronic System-Level) design tools is the speed with which they enable system architects and designers to make informed architectural changes to a system to optimize its performance,” said Andrew Haines, the vice president of marketing at Synplicity. “Poseidon’s Triton Tool suite places this power in the hands of FPGA and ASIC engineers, and we are delighted that Poseidon has chosen to enable these customers to use of our synthesis tools in their design flows.”
The Triton Tools environment augments existing design flows to optimize the performance, power, and cost of processor-based architectures. Two tools comprise the Triton tool suite: Triton Tuner and Triton Builder. Triton Tuner gives ASIC designers the ability to rapidly evaluate their architectures much earlier in the design effort, thus uncovering performance bottlenecks and eliminating costly architectural rework later in the project. Triton Builder enables designers to rapidly and predictability repartition their hardware and software, adding sophisticated hardware acceleration modules to accelerate algorithmic computation.
“We share a common mission with Synplicity to enable designer productivity and speed time to market, and we are pleased to mutually support same type of customers,” stated Ravi Janak, CEO and President of Poseidon Design Systems.
“As a system-based EDA provider, we can ensure that our tools satisfy the needs of the global community of FPGA, platform ASIC and cell-based ASIC designers. To meet the needs of Synplicity’s growing customer base, we have tested RTL interoperability between our Triton Tool suite and Synplicity’s Synplify Pro® and Amplify® RapidChip products,” said Farzad Zarrinfar, Poseidon’s vice president of worldwide sales and marketing. “Moreover, this interoperability will allow designers to concentrate on design creativity, not on EDA tool integration.”
About Poseidon Design Systems
Poseidon is an Electronic Design Automation company with offices in Atlanta, GA., San Jose, CA, and Bangalore, India. It was founded in July 2002 to provide products and services for modeling and designing processor-based SoCs. Poseidon's Electronic System Level tools allow users to rapidly analyze, optimize and accelerate a complete SoC system. For additional information about Poseidon Design Systems, visit www.poseidon-systems.com.
“The fundamental value proposition of ESL (Electronic System-Level) design tools is the speed with which they enable system architects and designers to make informed architectural changes to a system to optimize its performance,” said Andrew Haines, the vice president of marketing at Synplicity. “Poseidon’s Triton Tool suite places this power in the hands of FPGA and ASIC engineers, and we are delighted that Poseidon has chosen to enable these customers to use of our synthesis tools in their design flows.”
The Triton Tools environment augments existing design flows to optimize the performance, power, and cost of processor-based architectures. Two tools comprise the Triton tool suite: Triton Tuner and Triton Builder. Triton Tuner gives ASIC designers the ability to rapidly evaluate their architectures much earlier in the design effort, thus uncovering performance bottlenecks and eliminating costly architectural rework later in the project. Triton Builder enables designers to rapidly and predictability repartition their hardware and software, adding sophisticated hardware acceleration modules to accelerate algorithmic computation.
“We share a common mission with Synplicity to enable designer productivity and speed time to market, and we are pleased to mutually support same type of customers,” stated Ravi Janak, CEO and President of Poseidon Design Systems.
“As a system-based EDA provider, we can ensure that our tools satisfy the needs of the global community of FPGA, platform ASIC and cell-based ASIC designers. To meet the needs of Synplicity’s growing customer base, we have tested RTL interoperability between our Triton Tool suite and Synplicity’s Synplify Pro® and Amplify® RapidChip products,” said Farzad Zarrinfar, Poseidon’s vice president of worldwide sales and marketing. “Moreover, this interoperability will allow designers to concentrate on design creativity, not on EDA tool integration.”
About Poseidon Design Systems
Poseidon is an Electronic Design Automation company with offices in Atlanta, GA., San Jose, CA, and Bangalore, India. It was founded in July 2002 to provide products and services for modeling and designing processor-based SoCs. Poseidon's Electronic System Level tools allow users to rapidly analyze, optimize and accelerate a complete SoC system. For additional information about Poseidon Design Systems, visit www.poseidon-systems.com.
|
||||||
Related News
- IAR Systems supports ultra-low-power Renesas RE MCU Family in industry-leading Arm tools
- Lattice Semiconductor and Synopsys Renew Partnership on FPGA Synthesis Tools
- AMIQ EDA Announces its Design and Verification Tools Eclipse IDE Supports First Release of Accellera Portable Test and Stimulus Standard (PSS)
- AMIQ EDA Announces its Design and Verification Tools Eclipse IDE Supports Cadence Perspec System Verifier using System Level Notation
- IAR Systems supports ARM DesignStart Program with highly optimizing and reliable development tools
Breaking News
- HPC customer engages Sondrel for high end chip design
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- TSMC drives A16, 3D process technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
|
E-mail This Article | 
|
|
Printer-Friendly Page |