NoC Silicon IP for RISC-V based chips supporting the TileLink protocol
Silicon Hive announces two new Avispa processors
|
Related News
- Agere Systems expands licensing agreement with Silicon Hive for HiveFlex processors
- Silicon Hive Licenses Avispa Processor to Agere Systems
- Mythic Adds Two Silicon Valley Veterans to Its Leadership Team
- Think Silicon and the Aristotle University of Thessaloniki Create a Research Team to Solve Engineering Challenges of Next-Generation Graphics and AI Processors
- NXP Ramps Automotive Processing Innovation with Two Processors on TSMC 16nm FinFET Technology
Breaking News
- HPC customer engages Sondrel for high end chip design
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- TSMC drives A16, 3D process technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
E-mail This Article | Printer-Friendly Page |