ViASIC Announces 12th Tape-out for ViaMask Standard-Metal Library
Durham, NC - June 27, 2005 - ViASIC Inc. today announced the successful tape-out of the first dozen chips using the ViaMask standard-metal libraries. Standard-metal uses pre-designed logic along with pre-designed routing. A design’s RTL is configured using a single via layer. The ViaMask standard-metal fabric offers excellent densities and routability while yielding standard-cell-like clock speeds and power consumption.
Because the ViaMask logic, memory, and routing are pre-characterized, design closure of timing, signal integrity, and power is much simpler than standard cell. By using ViaMask, mask costs can be up to 30x less, schedule costs are significantly lower, and design respins do not pose a problem. ViaMask customers can get their products to market quickly by creating an initial version before final specs are set. ViaMask customers can add or change a part's features, to target different markets or quickly add customer-specific features.
About ViaMASK
ViaMASK is a single via layer configuration solution, which can reduce NRE charges and fabrication cost by more than 90% compared to standard-cell design. This patented fabric provides easy design closure while providing a dense, high-performance fabric of interwoven configurable RAM and logic. The ViaMask standard-metal libraries have been used to build configurable SOCs as well as structured ASICs.
About ViASIC Inc.
ViASIC is a privately held EDA company and the leading provider of standard-metal tools and technologies. The company’s patented ViaMask fabric is a complete library for building platform ASICs or embedding single via layer configurable sections into an SoC. ViASIC also offers ViaPath, a robust physical design solution for via-configurable fabrics. ViASIC is located at 2635 Meridian Parkway, Durham, NC 27713. Telephone 919-767-6941, Fax 919-767-6933
www.viasic.com
|
Related News
- Global Unichip Completes First Successful 65nm Tape-Out in Taiwan
- Focus Enhancements Completes Tape-Out of UWB Digital Chip Designed for Wireless USB Applications
- ViASIC Introduces Industry's First Two-Mask Standard Metal Fabric for Re-configurable SOC Design; DuoMask Patented Technology Provides a Complete Solution for All Processes
- eASIC Announces Tape-out of First Structured ASIC Array
- OpenAI to tape-out on TSMC 3nm this year
Breaking News
- VeriSilicon introduces AcuityPercept: an AI-powered automatic ISP tuning system
- Avant Technology Partners with COSEDA Technologies to Enhance System-Level Software Solutions
- intoPIX Powers Ikegami's New IPX-100 with JPEG XS for Seamless & Low-Latency IP Production
- Tower Semiconductor and Alcyon Photonics Announce Collaboration to Accelerate Integrated Photonics Innovation
- Qualcomm initiates global anti-trust complaint about Arm
Most Popular
- Qualcomm initiates global anti-trust complaint about Arm
- Sarcina Technology launches AI platform to enable cost-effective customizable AI packaging solutions
- EnSilica Agrees $18m 7 Year Design and Supply ASIC Contract
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- Tower Semiconductor and Alcyon Photonics Announce Collaboration to Accelerate Integrated Photonics Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |