English
Mentor comms cores take aim at Xilinx FPGA lines
 |
Mentor comms cores take aim at Xilinx FPGA lines
By Michael Santarini, EE Times
November 6, 2000 (10:50 a.m. EST)
URL: http://www.eetimes.com/story/OEG20001106S0020
Mentor Graphics Corp. (Wilsonville, Ore.) and Xilinx Inc. (San Jose, Calif.) have announced a joint-development agreement to provide online licensing and delivery of communications-targeted cores to Xilinx customers. Pierre Bricaud, director of R&D for Mentor's intellectual-property (IP) factory, said Mentor is tailoring a selection of communications cores for Xilinx's Virtex, Virtex-E and Spartan-II families of field-programmable gate arrays. "Customers in the communications sector are doing more designs in FPGAs," said Babak Hedayati, director of marketing and business development for Xilinx's IP Solutions Division. "More and more there is great demand for IP to fill these large-gate-count FPGAs, but users-especially in the communications space-want the same IP that is available for ASICs and they want cores that fit into methodologies such as design reuse." The initial releases include T1/E1 framers and deframers for use in wireless basestations, satellite modems, next-generation PBXes and voice gateways as well as Internet core and edge routers and multiservice switches. Bricaud said the cores have not been hand-optimized at the routing stage for Xilinx's architectures, but the company has developed in-depth FPGA synthesis scripts to get maximum performance out of them. FPGA synthesis tools vary in accuracy and performance. Bricaud said that in this case the optimized register-transfer level netlist for Xilinx architectures was synthesized using Exemplar Logic's Leonardo Spectrum. The cores, of course, can also be synthesized with other third-party synthesis, but performance may not be the same, said Bricaud. The cores will be sold and supported by Xilinx as LogicCore products and may be licensed online at the Xilinx IP Center at (www.xilinx.com/ipcenter). The cores will be supported and also licensed by Mentor's Inventra IP Division. Visit (www.mentor.com/inventra) for more information.
Related News
- Mentor Graphics Announces Logic and Physical Synthesis Support for Xilinx 7 Series FPGAs
- Mentor Graphics Teams with Thales and Xilinx to Develop FPGA Formal Verification Solution
- Mentor Graphics and Xilinx Announce New Tool for FPGA Design Reuse
- Xilinx launches 'Platform FPGA' initiative with IBM, Mentor, Synopsys, and others
- Mentor Graphics and Xilinx Announce Availability of FPGA OpenMORE
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
|
E-mail This Article | 
|
|
Printer-Friendly Page |