Godson developer wants MIPS license, says report
![]() | |
EE Times: Godson developer wants MIPS license, says report | |
Peter Clarke (08/02/2005 11:10 AM EDT) URL: http://www.eetimes.com/showArticle.jhtml?articleID=167100130 | |
LONDON The Institute of Computing Technology (ICT) at the Chinese Academy of Sciences in Beijing, developer of the 64-bit Godson-2 microprocessor, and MIPS Technologies Inc. could yet reach agreement over the granting of a license for Godson, according to an InfoWorld Daily report. The report quoted Weiwu Hu, the lead designer of the Godson-2 and a professor at ICT, saying MIPS (Mountain View, Calif.) and ICT executives have been in talks on a licensing deal for nearly three years and both sides want to reach agreement. The fact that the Godson-2, or Dragon, processor follows an unauthorized, unlicensed variation of the MIPS architecture, was highlighted by market research company In-Stat recently, which said the lack of license deal could create intellectual property (IP) issues. Hu was then quoted in the English language online version of The People’s Daily saying that the Godson-2 processor infringes on no international intellectual property rights. “After we buy the MIPS architecture license, we can implement the MIPS instructions in the Godson, that will make the chip compatible with the software and make the porting of applications much easier,” the InfoWorld report quoted Hu as saying. R&D engineers had previously described Godson-2 as being “MIPS-like”, something which Hu has been quoted as saying was a mistake. From now on ICT plans to state that the Godson architecture implements a subset of the MIPS instruction set that is not patented by MIPS, the report said. Hu wants future Godson processors to be fully compatible with the MIPS instruction set, which would help the chip find acceptance with potential customers, the report said.
| |
- - | |
Related News
Breaking News
- Siemens delivers certified and automated design flows for TSMC 3DFabric technologies
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |