English
Silicon Hive Licenses Avispa Processor to Agere Systems
Eindhoven, The Netherlands, August 04, 2005 - Silicon Hive today announced that it has licensed its AVISPA processor to Agere Systems for use in future Agere semiconductor system-on-a-chip (SoC) products.
Silicon Hive’s technology will be instrumental in enabling Agere to accelerate its product deliveries, offer more flexible and diverse product features, and adhere more easily and economically to changing industry standards.
The AVISPA family of processors, winner of the 2003 “Best Soft-IP Processor Core” award given by In-Stat, elevates the concept of Very-Long Instruction Word (VLIW) to a new level. Several dozen operations can be executed every cycle in an AVISPA, fully under compiler control, and at a fraction of the gate-count of traditional processors. AVISPA processors rival hard-wired logic in both silicon efficiency (MOPS/mm2) and computational efficiency (MOPS/mW), with the added benefit of C-level programmability.
“We’re excited about working with Agere to help them build next generation SoCs with minimal risk,” said Dr. Geoffrey Burns, Silicon Hive’s Director of Product Management.
About Silicon Hive
Silicon Hive is a worldwide supplier of semiconductor intellectual property. The company designs, builds and sells application-specific solutions for communications and media processing; tuned processor cores; and program development tools with application libraries. Silicon Hive products enable semiconductor companies to make fully programmable System-on-Chips (SoCs). The patented technology has been matured over a 10 years period at Philips Research. Silicon Hive belongs to the portfolio of the Philips Technology Incubator and is a fully owned business of Philips Electronics N.V.
Silicon Hive’s technology will be instrumental in enabling Agere to accelerate its product deliveries, offer more flexible and diverse product features, and adhere more easily and economically to changing industry standards.
The AVISPA family of processors, winner of the 2003 “Best Soft-IP Processor Core” award given by In-Stat, elevates the concept of Very-Long Instruction Word (VLIW) to a new level. Several dozen operations can be executed every cycle in an AVISPA, fully under compiler control, and at a fraction of the gate-count of traditional processors. AVISPA processors rival hard-wired logic in both silicon efficiency (MOPS/mm2) and computational efficiency (MOPS/mW), with the added benefit of C-level programmability.
“We’re excited about working with Agere to help them build next generation SoCs with minimal risk,” said Dr. Geoffrey Burns, Silicon Hive’s Director of Product Management.
About Silicon Hive
Silicon Hive is a worldwide supplier of semiconductor intellectual property. The company designs, builds and sells application-specific solutions for communications and media processing; tuned processor cores; and program development tools with application libraries. Silicon Hive products enable semiconductor companies to make fully programmable System-on-Chips (SoCs). The patented technology has been matured over a 10 years period at Philips Research. Silicon Hive belongs to the portfolio of the Philips Technology Incubator and is a fully owned business of Philips Electronics N.V.
|
||||||
Related News
- K-Will Corporation Licenses HiveFlex VSP 2200 Processor From Silicon Hive
- MagnaChip Semiconductor Ltd. Licenses Silicon Hive’s HiveFlex ISP 2200 Processor For New Imaging Sensor
- LSI licenses Silicon Hive's Configurable Parallel Processing Platform HiveLogic
- Silicon Hive announces World's First Programmable Digital Radio Frequency Processor for Smart Phones
- Samsung Licenses Video System Solution IP from Silicon Hive
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
|
E-mail This Article | 
|
|
Printer-Friendly Page |