Open Core Protocol International Partnership Releases OCP SystemC Channel 2.1.1 and Methodology White Paper
Version 2.1.1 improves module interoperability by unifying the way time is modeled in transaction level 1. Some TL1 API functions have also been redesigned to ensure interoperability, and new timing interfaces have been added to the TL1 channel for automating the setting of module timing parameters. Improved support for OCP thread busy signaling has also been added to TL1. In addition, a wrapper channel, which includes a clock input port is provided for TL1 to make the channel easier to use with EDA tools. Single-request, multiple-data OCP transactions have been implemented for TL2.
The methodology package outlines the use of the OCP TLM in the same flow with the OSCI TLM, and introduces a newly defined modeling abstraction level, Architects View, using OCP TL2 or TL3 for interface modeling. The methodology package has extensive examples for modeling in different abstraction levels, and for making models of different abstractions interoperable.
Work on the compliance models was completed by the OCP-IP System Level Design Working Group including representatives from: CoWare, Nokia, Sonics, and TI.
“Our System Level Design Working Group is full of the best and brightest engineers in the world from leading companies working on Transaction Level Models,” said Ian Mackintosh, president OCP-IP. “We are particularly proud of the quality and ongoing evolution of the modeling standard we have pioneered.”
For more information please visit the OCP-IP website at www.ocpip.org.
About OCP-IP
|
Related News
- Open Core Protocol International Partnership Releases OCP SystemC Channel Version 2.1.3
- Open Core Protocol International Partnership Releases OCP SystemC Channel Version 2.1.2
- Open Core Protocol International Partnership Releases OCP SystemC Channel Version 2.2
- Jasper Design Automation Joins Open Core Protocol International Partnership (OCP-IP)
- The Open SystemC Initiative and the Open Core Protocol International Partnership Join Forces to Target TLM Layer Standardization
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |