Silicon Image Unveils Breakthrough Next Generation 6.0 Gb/s Serdes Technology
SUNNYVALE, Calif., August 24, 2005- Silicon Image, Inc. (Nasdaq: SIMG), a leader in multi-gigabit semiconductor solutions for the secure transmission and storage of rich digital media, today announced its next generation multi-rate MSLPhy™ Serializer/Deserializer (SerDes) technology, an integrated circuit transceiver that converts parallel data to serial data and vice-versa, capable of operating at bandwidths from 1.5 to 6.0 Gb/s. The MSLPhy is a low-cost solution for the storage market and other future mass markets with aggressive price/performance requirements. Silicon Image will be showcasing the 6.0 Gb/s SerDes technology at booth number 409 during the Intel Developer Forum (IDF), being held August 23-25 at Moscone Center in San Francisco.
The next generation MSLPhy SerDes technology is capable of meeting multiple standards in the storage markets including Serial ATA (SATA) and Serial Attached SCSI. Combined with this week's introduction of Silicon Image's SiI 4723, the industry's first storage processor to offer 3Gb/s port speeds with hardware RAID, this announcement extends Silicon Image's leadership in high-speed serial technology for storage applications.
"Silicon Image continues to demonstrate leadership in silicon innovation," says Steve Tirado, Silicon Image's president and chief executive officer. "Being able to operate at 6Gb/s, the MSLPhy SerDes technology achieves a price/performance that is unmatched today and enables the continual evolution of the PC, CE and storage markets."
The continued demand for greater bandwidth is necessitating increases in SerDes speed. The new MSLPhy SerDes technology provides a next generation, high-speed, serial, point-to-point link between devices and leverages much of the circuit innovation at the physical layer of Silicon Image's proprietary reduced overhead Multi-layer Serial Link (MSL) architecture. The MSL architecture is a robust, high-speed serial link IC technology that is key to achieving unparalleled price/performance. The MSL architecture includes a physical layer, coding layer and protocol layer, all on a single chip. Each of these layers is optimized for the particular application being addressed. By implementing the MSL architecture in low-cost CMOS technology, Silicon Image is able to deliver low-cost, high-bandwidth solutions for high-volume applications.
The next generation MSLPhy SerDes technology is implemented in standard 0.13 micron CMOS which offers high speed in a low-cost, robust design. The technology is critical for high-volume, mass markets and is also well suited to meet the needs of the PC, server and consumer electronics (CE) markets with aggressive price/performance requirements. Specific applications that benefit from this increased price/performance include direct attached storage (DAS) and network attached storage (NAS).
Silicon Image's market-leading implementations of the Digital Video Interface (DVI) and High-Definition Multimedia Interface (HDMI) standards for the display market, 2Gb/s Fibre Channel SerDes,1.5Gb/s and 3.0Gb/s Serial ATA, are also all based on this MSL architecture.
Availability
Silicon Image reports that engineering samples are currently available for strategic development partners, with sampling targeted for Q2 2006. Future generation SATA and Serial Attached SCSI interfaces, which require 6.0Gb/s, can begin with select partners in early 2006. The 6.0Gb/s SerDes will also available for license as an IP core for System on a Chip (SoC) and ASIC designs.
About Silicon Image
Headquartered in Sunnyvale, Calif., Silicon Image, Inc. designs, develops and markets multi-gigabit semiconductor and system solutions for a variety of communications applications demanding high-bandwidth capability. With its proprietary Multi-layer Serial Link (MSL™) architecture, Silicon Image is well positioned for leadership in multiple mass markets including PCs, consumer electronics and storage. Currently, Silicon Image is a leader in the global PC/display arena with its innovative digital interconnect technology, and has emerged as a leading player in the consumer electronics and storage markets by offering robust, high-bandwidth semiconductors. For more information on Silicon Image, visit www.siliconimage.com
Forward-looking Statements
This news release contains forward-looking statements within the meaning of federal securities regulations. These forward-looking statements include statements related to the price/performance and capability of the MSLPhy SerDes technology (including the capability to meet multiple standards in storage markets), and to anticipated demand for bandwidth and corresponding requirements for increases in SerDes speed. These forward-looking statements involve risks and uncertainties, including those described from time to time in Silicon Image's filings with the Securities and Exchange Commission (SEC), that could cause the actual results to differ materially from those anticipated by these forward-looking statements. In particular, the price/performance and capability o the MSLPhy SerDes technology, and the anticipated demand for bandwidth (and the corresponding requirements for increases in SerDes speed) may differ materially from what is currently anticipated. Also see "Management's Discussion and Analysis of Financial Condition and Results of Operations-Factors Affecting Future Results" in the most recent Annual Report, Form 10-K or 10-Q filed by Silicon Image with the SEC. Silicon Image assumes no obligation to update this forward-looking information.
###
Silicon Image, SteelVine, SiI, SiI 4723, SiI 3124, SiI 3132, MSL and www.siliconimage.com are trademarks, registered trademarks or service marks of Silicon Image, Inc. in the United States and other countries.
|
Related News
- Infineon Achieves New Data Rate Breakthrough With 3.0 Gb/s Advanced Hard Disk Drive Read Channel and 6 Gb/s Serdes Interface
- Altera Now Shipping Version 6.0 of Nios II Processor and Development Tools
- Altera Delivers Major Advancements for High-Density Designs With Quartus II Software Version 6.0
- TSMC Reference Flow 6.0 Opens Door to 65nm Design
- Alphawave Semi and InnoLight Collaborate to Demonstrate Low Latency Linear Pluggable Optics with PCIe 6.0® Subsystem Solution for High-Performance AI Infrastructure at OFC 2024
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |