Philips adds MystiCom's DSP-based Ethernet core to ASIC offering
Philips adds MystiCom's DSP-based Ethernet core to ASIC offering
By Semiconductor Business News
October 27, 2000 (11:29 a.m. EST)
URL: http://www.eetimes.com/story/OEG20001027S0006
EINDHOVEN, the Netherlands -- Philips Semiconductors today announced it has ported an embedded DSP-based 10/100 Ethernet physical layer device designed by MystiCom Ltd. to an advanced CMOS process technology. The Dutch chip maker is now offering the digital signal processor core as a building block for system-on-chip ASICs serving local area networks (LANs) applications. "Broadband deployment into small offices and residences is extending the LAN beyond the enterprise and fueling market opportunities for new Ethernet enabled products," noted Barry Dennington, vice president and general manager of Philips Semiconductors' Computing & ASICs Business Line. "Our customers, in turn, face continuous pressure to quickly deliver products that are unique, robust and economical." The semiconductor arm of Royal Philips Electronics N.V. is aiming the new MystiCom 10/100 Ethernet PHY function at ASIC designs for cable modems, set-top boxes, residential broadb and gateways, and business LAN equipment. Philips said the MystiPHY110 core can be embedded in ICs, unlike other standalone 10/100 Ethernet PHY chips. It has been designed to be combined with other networking blocks, such as a media access controller (MAC), to provide single-chip solutions, said Philips. The MystiPHY110's DSP-based architecture features a fully adaptive line equalizer and Baseline Wander (BLW) correction that has been tested under extreme conditions. It has passed tests with "killer packets" and extra crosstalk interference in networking cable up to 150 meters, according to MystiCom, which is based in Netanya, Israel.
Related News
- TI's kit for DSP-based cell phones has 'click-wrap licensing' for Symbian OS
- Mysticom shifts focus from IP to standard products, rolls out new DSP-based transceivers
- Need a Perfect Ethernet IP? Key ASIC's 0.13um 10/100 PHY IP Solution is Ready Now
- Fluent.ai Offers Embedded Voice Recognition for Cadence Tensilica HiFi 5 DSP-Based True Wireless Stereo Products
- Marvell Unveils the Industry's Most Comprehensive Custom ASIC Offering
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |