SoC collaboration network signs agreement with CSIP
EE Times: Latest News SoC collaboration network signs agreement with CSIP | |
(08/26/2005 1:34 PM EDT) URL: http://www.eetimes.com/showArticle.jhtml?articleID=170100778 | |
SAN FRANCISCO Design and Reuse (D&R), a global collaboration network for sharing system-on-chip (SoC) design resources, said Friday that it has formed a partnership with China Software and Integrated Circuit Platform (CSIP). The agreement includes a secure entry portal from CSIP to D&R. The agreement also includes a cooperation plan for completing a database, enhancing provider visibility, organizing common events and training. "I am delighted to see that intellectual property in electronic design contributes to create a connected world," said Gabriele Saucier chair of D&R, in a statement. "We hope to open more market opportunities to D&R partner companies and enlarge the community of 37,000 registered users of our portal." Yanhui Wang, general manager of CSIP's IC business division, said the agreement with D&R would contribute to establishing appropriate links between CSIP and mature SoC players. CSIP is an institution through which the Chinese government guides the development of the software and IC industries and provides resources and technical services for innovation. D&R is partly owned by CMP Media LLC, which also owns EE Times.
| |
All material on this site Copyright © 2005 CMP Media LLC. All rights reserved. Privacy Statement | Your California Privacy Rights | Terms of Service | |
Related News
- Mentor Graphics Signs Multi-year Agreement with ARM for Early Access to ARM IP to Accelerate SoC Verification, Implementation and Testing
- Synopsys Signs Multiyear Collaboration Agreement with ARM for Early Software Development for ARMv8 Processors
- Intel Corporation Signs $20 Million Multi-Year License Agreement for Sonics System IP for SoC Platform Initiatives
- ChipX Purchases OKI's U.S. ASIC Business Assets and Signs Business Collaboration Agreement
- Toshiba Signs Comprehensive Agreement To Use ARM PrimeCell IP In High Performance SoC Design
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |