FSA provides members with access to D&R catalog
EE Times: FSA provides members with access to D&R catalog | |
Peter Clarke (09/08/2005 7:13 AM EDT) URL: http://www.eetimes.com/showArticle.jhtml?articleID=170701355 | |
LONDON Design and Reuse (D&R) has agreed to provide members of the Fabless Semiconductor Association with access to its catalog of intellectual property (IP) cores. The terms of the agreement were not disclosed. D&R (Grenoble, France) added that it would explore collaboration with the FSA on other initiatives. The FSA, headquartered in Dallas, Texas and with offices in San Jose, California, has been increasing its activities in Europe over the last two years (see Aug. 8 story). “Intellectual property has been identified by our members as the top technology challenge for FSA to address,” said Jodi Shelton, co-founder and executive director of FSA, in a statement issued by D&R. “By facilitating this collaboration, we can provide this tool to our members to support sound business decisions and help to reduce barriers to using third-party IP.” “We have invested great time and effort to achieve our vision of providing the industry’s leading source of information on IP,” said, Gabriele Saucier, chairman of D&R, in the same statement. “FSA’s desire to offer this to their members acknowledges our vision and speaks to the quality service we provide.” Last month, D&R announced a similar partnership with China Software and Integrated Circuit Platform (CSIP). D&R is partly owned by CMP Media LLC, which also owns EE Times.
| |
- - | |
Related News
- D&R Provides Internet Gateway for Mentor Graphics Inventra IP Catalog
- SMIC cuts capex and R&D
- AI Edge Inference IP Leader Expedera Opens R&D Office in India
- AI Silicon IP Provider Expedera Opens R&D Office in Singapore
- M31 Opens Bangalore R&D Design Center in India Expands Recruitment of Global Talent
Breaking News
- Baya Systems Raises $36M+ to Propel AI and Chiplet Innovation
- Andes Technology D45-SE Processor Achieves ISO 26262 ASIL-D Certification for Functional Safety
- VeriSilicon and Innobase collaboratively launched second-generation Yunbao series 5G RedCap/4G LTE dual-mode modem IP
- ARM boost in $100bn Stargate data centre project
- MediaTek Adopts AI-Driven Cadence Virtuoso Studio and Spectre Simulation on NVIDIA Accelerated Computing Platform for 2nm Designs
Most Popular
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- Arm Chiplet System Architecture Makes New Strides in Accelerating the Evolution of Silicon
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Cadence to Acquire Secure-IC, a Leader in Embedded Security IP
- Blue Cheetah Tapes Out Its High-Performance Chiplet Interconnect IP on Samsung Foundry SF4X
E-mail This Article | Printer-Friendly Page |