FSA provides members with access to D&R catalog
![]() | |
EE Times: FSA provides members with access to D&R catalog | |
Peter Clarke (09/08/2005 7:13 AM EDT) URL: http://www.eetimes.com/showArticle.jhtml?articleID=170701355 | |
LONDON Design and Reuse (D&R) has agreed to provide members of the Fabless Semiconductor Association with access to its catalog of intellectual property (IP) cores. The terms of the agreement were not disclosed. D&R (Grenoble, France) added that it would explore collaboration with the FSA on other initiatives. The FSA, headquartered in Dallas, Texas and with offices in San Jose, California, has been increasing its activities in Europe over the last two years (see Aug. 8 story). “Intellectual property has been identified by our members as the top technology challenge for FSA to address,” said Jodi Shelton, co-founder and executive director of FSA, in a statement issued by D&R. “By facilitating this collaboration, we can provide this tool to our members to support sound business decisions and help to reduce barriers to using third-party IP.” “We have invested great time and effort to achieve our vision of providing the industry’s leading source of information on IP,” said, Gabriele Saucier, chairman of D&R, in the same statement. “FSA’s desire to offer this to their members acknowledges our vision and speaks to the quality service we provide.” Last month, D&R announced a similar partnership with China Software and Integrated Circuit Platform (CSIP). D&R is partly owned by CMP Media LLC, which also owns EE Times.
| |
- - | |
Related News
- D&R Provides Internet Gateway for Mentor Graphics Inventra IP Catalog
- SMIC cuts capex and R&D
- AI Edge Inference IP Leader Expedera Opens R&D Office in India
- AI Silicon IP Provider Expedera Opens R&D Office in Singapore
- M31 Opens Bangalore R&D Design Center in India Expands Recruitment of Global Talent
Breaking News
- Alphawave IP Response to announcement from Qualcomm
- Qualcomm considers buying Alphawave Semi
- Arteris Opens New Engineering Hub in Poland
- GUC Announces Tape-Out of the World's First HBM4 IP on TSMC N3P
- VeriSilicon Launches ISP9000: The Next-Generation AI-Embedded ISP for Intelligent Vision Applications
Most Popular
- Movellus and RTX's SEAKR Engineering Collaborate on Advancing Mission-Critical ASICs
- Intel brings 3nm production to Europe in 2025
- Silicon-Proven MIPI CSI-2 & DSI-2 Tx/Rx IP Cores for your Camera & Display SoCs
- Eliyan Sets New Standard for Chiplet Interconnect Performance with Latest PHY Delivering Data Rate of 64Gbps on 3nm Process Using Standard Packaging
- EnSilica Opens Second Brazilian Design Centre Following Multimillion Pound Design and Manufacturing Contract Win
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |