ASIC Architect, Inc. Selects Denali PureSpec for PCI Express Interface Verification
Compliance, Interoperability Validated With Denali's Verification IP Software
PALO ALTO, Calif., Sept. 14, 2005 -- Denali Software today announced that ASIC Architect, Inc., a leader in PCI Express solutions, is using its PureSpec(TM) in the verification of PCI Express Cores and other solutions for storage, networking, wireless and consumer applications.
"PCI Express is a complex technology, and as a PCI Express solution provider, it is important that we verify our products with leading verification IP solutions. Using Denali's PureSpec to verify our PCI Express cores enables us to maintain the highest standard of quality for our PCI Express products," says Purna Mohanty, vice president of engineering at ASIC Architect, Inc. "We are committed to providing PCI Express solutions that offer customers low silicon footprint, high-performance, first-time silicon success, and a smooth transition to Gen2 of PCI Express. Denali's PureSpec is a critical piece in our strategy to maintain a high-quality product in all these dimensions."PureSpec is a comprehensive solution for verifying functionality, compliance and interoperability of all features and functionality of the PCI Express specification. PureSpec verification IP includes a configurable bus functional model (BFM), protocol monitor, and complete assertion library for all PCI Express components in the topology, and all layers in the protocol.
"ASIC Architect is a premier developer of feature-rich IP cores for PCI Express designs," adds Denali Vice President David Lin. "The fact that it passed the PCI-SIG's compliance and interoperability test with PCI Express core on the first attempt is a testament to its commitment to delivering high- quality IP. We are pleased to provide a product that will further contribute to its product success."
About PCI Express Products from ASIC Architect
ASIC Architect offers a wide range of Cores for PCI Express -- Endpoint, Dual Mode -- Root and Endpoint, Root Complex, Switch Port and related Solutions for ASIC and FPGA. Key features include:
- PCI Express Specification 1.0a or 1.1 Compliant
- Low Gate and Memory Count
- Low Transmit and Receive Latency
- Supports x16, x8, x4, x2, x1 Lanes
- Choice of 32/64/128 bit Datapath on Application Interface
- Choice of Single or Dual PIPE Mode on Phy Interface
- Technology Independent Design for ASIC, FPGA
- Excellent Support from Core Integration through Silicon Bring-up
About Denali PureSpec Verification IP
PureSpec is the most comprehensive verification IP solution for standard interfaces, including: PCI Express, Advanced Switching, USB, SATA, CE-ATA, and Ethernet. For PCI Express, PureSpec enables developers to verify functionality, compliance, and interoperability of designs at the pre-silicon stage of chip or IP core development. PureSpec verification IP includes a configurable BFM, protocol monitor, and complete assertion library for all components in the topology. The highly integrated nature of PureSpec's configurable model behavior and data monitoring engine provides a sophisticated approach to functional verification. This enables direct translation from test plan definition to implementation, greatly accelerating the verification task and overall system-level verification productivity.
About ASIC Architect, Inc.
ASIC Architect, Inc. specializes in providing IP Cores, Solutions and Services in PCI Express and Advanced Switching for ASIC and FPGA. Additional information about ASIC Architect, Inc is available at http://www.asic-architectinc.com/ .
About Denali Software
Denali Software Inc. is the world's leading provider of EDA and IP solutions for designing and verifying chips that incorporate standard interfaces. Denali's Databahn(TM) and Dataplex(TM) IP products offer fully configurable controllers and control systems, providing optimal dataflow from external memory and storage to system designs. Denali's PureSpec(TM) and MMAV(TM) products are the most widely used and trusted verification IP solution for all standard interfaces. Denali's Blueprint product is an ESL product for on-chip register design and management. More than 400 companies worldwide use Denali's tools, technology, and services to design and verify complex chip interfaces for communication, consumer, and computer products. For more information, visit Denali at http://www.denali.com , call 650-461- 7200 or email info@denali.com.
Source: Denali Software Inc.
|
Related News
- Denali's PureSpec Used by Agere for PCI Express Interface Verification
- Denali Announces Complete Bundle of I/O Virtualization Technology Solution With PureSpec PCI Express Verification IP
- Sony Selects Denali PureSpec PCI Express Verification IP for SxS PRO Memory Card
- ConnectX InfiniBand Adapters and 10Gb Ethernet NICs Designed for PCI Express 2.0 Technology with Denali PureSpec Verification IP
- NextIO Selects Denali PureSpec for PCI Express Design Verification
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |