7 µW always on Audio feature extraction with filter banks on TSMC 22nm uLL
Micro Digital Announces GoFast for Nios II
Costa Mesa, California, September 15, 2005 - Micro Digital Inc. is pleased to announce that the GoFast floating point library has been ported to the Altera® Corporation's Nios II embedded processor family.
GoFast is a family of high-performance, reentrant, floating-point libraries designed for embedded applications. They are ANSI C compatible and are designed to directly replace a C compiler's runtime floating-point support (library or coprocessor). GoFast boosts the performance of an application's math calculations or eliminates the need for hardware floating-point coprocessors, in order to reduce product manufacturing cost.
By using the GoFast library, developers can achieve a significant performance boost in their Nios II floating-point operations. Peformance increases vary from 3:1 for most arithmetic operations, such as addition, up to 10:1 for more advanced operations, such as arctangent.
"The GoFast floating point libraries provide our Nios II system of designers with increased design flexibility while meeting their system performance goals," said Chris Balough, Altera's director of software and Nios marketing. "System designers can quickley realize substantial performance gains in their math intensive software algorithms, while preserving their valuable FPGA resources for other functions."
Pricing and Availability
Available now at $2,500 for a royalty free, one-product license, with full source code, and 90 day support. For more information, please visit www.smxrtos.com/gfnios.htm.
About Micro Digital
Micro Digital, Inc. has been in the embedded systems business for over 30 years and has been producing and selling embedded products for 16 years. The company is dedicated to providing quality products and support for embedded systems at moderate prices.
|
Related News
- Digital Blocks Announces I2C-Master Controller IP Core Family with the availability of the DB-I2C-M for the ARM AMBA 2.0 APB and Altera NIOS II Avalon Interconnects
- Morse Micro Raises $140M in Series B Funding to Accelerate IoT Connectivity and Revolutionize our Digital Future
- Altera Functional Safety Package Combines FPGA Flexibility with "Lockstep" Processor Solution to Reduce Risk and Time-to-Market
- Altera Nios II Processor Model Delivered By Imperas
- Altera's DO-254/ED-80 Certifiable Nios II Processor Leveraged in Thales Safety-Critical Avionics System Certified by EASA
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |