Si2 Forms New Open Modeling Coalition
The OMC technical objectives are to define a consistent modeling and characterization environment in support of both static and dynamic library representations for improved integration and adoption of advanced library features and capabilities, such as statistical timing. The system will support delay modeling for library cells, macro-blocks and IP blocks, and provide increased accuracy to silicon for 90nm and 65nm technologies, while being extensible to future technology nodes. Technology contributions from Cadence Design Systems, IBM, Magma Design Automation, Synopsys, and other companies are in support of these goals.
The initial OMC Working Groups (WG) are addressing the following proposed library standards:
ECSM Change Management: Supporting the static approach, this group is responsible for evolution of the Effective Current Source Model (ECSM) library format. Current source models permit more accurate modeling of long, complex interconnects. The ECSM cell driver represents non-linear switching waveforms using a current source, rather than voltage source, to model delay under conditions of varying voltages and dominant interconnect effects, necessary for ultra low-power and high speed designs. It calculates the non-linear impact of voltage drop on delay and also enables multiple voltage islands on the same substrate. The ECSM donation also forms a starting point for the drive for future convergence of the currently competing file formats.
Data Model Consistency: Supporting the dynamic approach, this group addresses the interface between the Open Modeling Coalition and the OpenAccess Coalition. The scope of work is to determine the design and timing information that must be stored within the hierarchical data model and the APIs associated with it. The API will be based on the current IEEE 1481 standard. This group must determine when queries are made which are vectored to the application and which are vectored to the data model. The goal is to provide an application a consistent set of APIs that all have the same look-and-feel.
Statistical Timing: This group is defining semantic extensions to the static representation, the APIs and information model needed to support one or more recommended means for statistical timing analysis. The deliverables of this WG include a paper specification and possibly a statistical timing interface header file to further industry-wide interoperability. This WG closely interacts with the Data Model Working Group to ensure a consistent extension of the API and information model.
Characterization Data: This group handles the technical definitions and concerns associated with providing all the required characterization information from the submitted characterization engines to the modeling engine. There are several choices here, including a direct API, a plug-in architecture (such as IEEE-1481), and/or file format transfer. In the process of doing its work, this group will consider the unique requirements, if any, of both the static and dynamic representations of delay models.
For more information on the OMC, visit: www.si2.org/?page=430
About Si2
Si2 is an organization of industry-leading semiconductor, systems, EDA and manufacturing companies focused on improving the way integrated circuits are designed and manufactured in order to speed time-to-market, reduce costs, and meet the challenges of sub-micron design. Si2 is uniquely positioned to enable collaboration through a strong implementation focus driven by its member companies. Si2 focuses on developing practical technology solutions to industry challenges. Si2 represents over 85 companies involved in all parts of the silicon supply chain throughout the world.
All listed trademarks are the property of their respective owners.
|
Related News
- CHIPS Alliance Forms F4PGA Workgroup to Accelerate Adoption of Open Source FPGA Tooling
- IEEE Forms Two New Working Groups to Standardize Software and System-Level Energy Management and Power Modeling for System-on-Chip Devices
- VaST Enhances CoMET and METeor with OSCI TLM2 Support and Open SystemC Modeling Library
- Open SystemC Initiative Advances IP Interoperability and Reuse with New Draft Standard for Transaction-Level Modeling
- Open SystemC Initiative Announces Proposal for Significant Extensions to Transaction-Level Modeling (TLM) Standard
Breaking News
- Baya Systems Raises $36M+ to Propel AI and Chiplet Innovation
- Andes Technology D45-SE Processor Achieves ISO 26262 ASIL-D Certification for Functional Safety
- VeriSilicon and Innobase collaboratively launched second-generation Yunbao series 5G RedCap/4G LTE dual-mode modem IP
- ARM boost in $100bn Stargate data centre project
- MediaTek Adopts AI-Driven Cadence Virtuoso Studio and Spectre Simulation on NVIDIA Accelerated Computing Platform for 2nm Designs
Most Popular
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- Arm Chiplet System Architecture Makes New Strides in Accelerating the Evolution of Silicon
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Cadence to Acquire Secure-IC, a Leader in Embedded Security IP
- Blue Cheetah Tapes Out Its High-Performance Chiplet Interconnect IP on Samsung Foundry SF4X
E-mail This Article | Printer-Friendly Page |