Synopsys Speeds Development of High Performance Designs With AMBA 3 AXI Synthesizable IP in DesignWare Library
Addition Enables Easy Adoption of AMBA 3 AXI Protocol with Automated Subsystem Assembly and Comprehensive Set of Synthesizable and Verification IP
MOUNTAIN VIEW, Calif. -- Sept. 21, 2005 -- Synopsys, Inc. (Nasdaq: SNPS), a world leader in semiconductor design software, today announced the addition of synthesizable intellectual property (IP) for the ARM(R) AMBA(R) 3 AXI(TM) on-chip bus protocol to its DesignWare(R) Library. When combined with the available DesignWare Verification IP for AMBA 3 AXI, the comprehensive solution enables designers to more easily integrate the high-speed protocol into their system-on-chip (SoC) designs while reducing risk and speeding time to results.
The DesignWare synthesizable IP for the AMBA 3 AXI protocol is used in high-bandwidth, low-latency, high-performance designs. The offering includes interconnect bus fabric, AXI to AHB(TM) slave bridge, and master and slave generic interface modules. These components enable designers to easily adopt the AMBA 3 AXI protocol and help integrate and transition existing IP and application-specific blocks to the AMBA 3 AXI architecture.
Synopsys' design solution for the AMBA 3 AXI protocol-based solution includes an automated method for assembling and configuring IP in a subsystem and developing an initial verification testbench for AMBA 2.0 and AMBA 3 AXI protocol-based designs. Designers can use the new AMBA 3 AXI synthesizable components seamlessly with the widely-adopted DesignWare Library AMBA 2 AHB and APB components. This automation dramatically reduces the complexity of designing next generation AMBA-based subsystems and significantly improves overall productivity for faster time to results.
"As we develop our next-generation AMBA 3 AXI designs, it's natural to turn to an established IP leader like Synopsys," said Holger Hesse, Manager Video Systems Group at sci-worx. "Having access to such a wide range of IP through the DesignWare Library significantly improves our productivity."
"We are continuously adding value to the DesignWare Library," said Guri Stark, vice president of Marketing, Synopsys' Solutions Group. "Access to the new DesignWare synthesizable IP for the AMBA 3 AXI protocol will help designers easily adopt and integrate this new standard into their high-performance SoCs."
Availability
The Synopsys DesignWare synthesizable IP for the AMBA 3 AXI protocol is available now to early adopters as part of the DesignWare Library. General availability is expected in Q1 2006. DesignWare Library licensees have access to this IP at no additional cost. RTL source code is available for license separately, on a pay-per-use basis.
The DesignWare Verification IP for the AMBA 3 AXI protocol is available in full production as part of the DesignWare Library, the VCS Verification Library and can also be licensed individually.
About DesignWare Library
Synopsys DesignWare IP enables designers to quickly create and verify complex SoCs, ASICs and FPGAs. DesignWare IP, when combined with Synopsys' robust IP development methodology, extensive investment in quality and comprehensive worldwide technical support, gives designers a faster, more predictable and lower risk path to chip success. The DesignWare Library portfolio includes foundry libraries, verification IP, AMBA(TM) bus IP and peripherals, memories, building block IP and microcontrollers. All are available under one license with no additional costs, per use fees, or royalties. For more information on DesignWare IP, visit: http://www.synopsys.com/designware.
About Synopsys
Synopsys, Inc. is a world leader in EDA software for semiconductor design. The company delivers technology-leading semiconductor design and verification platforms and IC manufacturing software products to the global electronics market, enabling the development and production of complex systems-on-chips (SoCs). Synopsys also provides intellectual property and design services to simplify the design process and accelerate time-to-market for its customers. Synopsys is headquartered in Mountain View, California and has offices in more than 60 locations throughout North America, Europe, Japan and Asia. Visit Synopsys online at http://www.synopsys.com.
About sci-worx
sci-worx is an independent IP and Design Service provider in Europe. With more than 220 employees, sci-worx is a technology licensing and design company specializing in communications, multimedia and networking applications. sci-worx combines state-of-the-art design methodology with highly optimized core technology to provide its customers with premier design solutions. sci-worx's IP cores (DesignObjects) reduce time-to-market and risk for new IC products and applications by offering off-the-shelf solutions that can easily be integrated into larger designs. sci-worx complements its DesignObjects with a comprehensive suite of design services including analog and digital ASIC design, system integration and software development. For more information, visit http://www.sci-worx.com.
|
Synopsys, Inc. Hot Verification IP
Related News
- Synopsys Enhances DesignWare Synthesizable IP for AMBA 2 and AMBA 3 AXI Protocols
- Synopsys' New Designware Bridge IP for PCI Express to AMBA 3 AXI Connects Two High-Performance Domains
- Synopsys Enhances DesignWare Ethernet IP With Support for IEEE 1588 Specification and ARM AMBA 3 AXI Interface
- ARM Announces AMBA 3 AXI Design Tools And Fabric IP For High-Performance, Power-Efficient SoC Designs
- Synopsys DesignWare Verification IP for AMBA 3 AXI is First to Earn ARM 'AMBA 3 Assured' Logo Certification
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |