Actel Drives Down Total System Cost With the Industry's Fastest FPGA Power-Up Solution
MOUNTAIN VIEW, Calif. -- Sept. 26, 2005 -- Delivering the programmable logic industry's fastest power-up performance, Actel Corporation (Nasdaq: ACTL) today released new results showing that its nonvolatile field-programmable gate arrays (FPGAs) offer up to 4000 times better power-on response time than competing SRAM-based FPGAs. Additionally, Actel's live at power-up (LAPU) single-chip FPGAs drive down total system costs by eliminating the need for additional power-up and initialization circuitry. The LAPU nature of Actel's nonvolatile FPGA technologies makes them optimal solutions for automotive, consumer, medical, military and other applications that require immediate operation as well as low total system cost. Further, to help simplify selection of LAPU devices Actel has created a new LAPU classification system to quantify initialization capabilities of various semiconductor solutions. Further information regarding these results and Actel's LAPU classification system is outlined in a new live at power-up whitepaper published by Actel and available via the company's LAPU Resource Center at http://www.actel.com/documents/LAPU_WP.pdf .
Power-Up Stage Classification
To help simplify the selection of LAPU devices, Actel has created a new LAPU classification system to quantify the initialization capabilities of various semiconductor solutions. The Actel LAPU device classification system has three levels: live at power-up (Level 0), live after power-up (Level 1) and live after system initialization (Level 2). Level 0 LAPU devices are operational between power-on and power-up (the time at which the applied voltage has reached the lower limit of system voltage and is stable) and include Actel's devices and other nonvolatile FPGAs, ASICs and some ASSPs. Level 1 LAPU devices require a configuration download from internal memory but are operational before system initialization and include ASSPs, flash-in- package SRAM FPGAs and most CPLDs. Level 2 LAPU devices are operational only after the initialization of system clocks, resets, interfaces and memories and include most SRAM-based FPGAs and processors.
"FPGAs based on volatile SRAM make system start-up complex and expensive due to their need to load configuration data from external memory before they are operational," said Martin Mason, director of product marketing at Actel. "There is a lower cost and simpler solution available using Level 0 LAPU devices like Actel's FPGAs, which simplify application startup, reduce total system cost, PCB size and power consumption, as well as increase system reliability and security."
LAPU Effects Design Complexity and Total System Cost
Live at power-up FPGAs are the only devices that can assist in system start-up tasks, system configuration and supervision during voltage ramp-up, which can result in total system cost savings of 50 percent or more.
Martin Alcock, president and CEO of Integen Technologies Inc. said, "By using flash-based, live at power-up devices instead of SRAM-based FPGAs in our hospitality products, we were able to reduce our overall system component count by eliminating not only the need for external program memories but also reducing the design requirements of our power supplies at the same time. We value the live at power-up capabilities offered by Actel's single-chip FPGAs, and we plan to leverage this technology for future designs."
Online LAPU Resource Center
Actel's online LAPU Resource Center provides designers with information regarding power-up issues for their next FPGA design, including links to whitepapers, product information brochures, application notes and other technical information via Actel's Web site at http://www.actel.com/products/rescenter/lapu/index.html .
About Actel
Actel Corporation is the leader in single-chip FPGA solutions. The company is traded on the NASDAQ National Market under the symbol ACTL and is headquartered at 2061 Stierlin Court, Mountain View, Calif., 94043-4655. For more information about Actel, visit http://www.actel.com . Telephone: 888-99-ACTEL (992-2835).
|
Microsemi Hot IP
Related News
- Actel's ProASIC3 Device Delivers Lowest Total System Cost and Power to Million-Gate FPGAs
- Microchip's Low-Power Radiation-Tolerant (RT) PolarFire FPGA Enables High-Bandwidth Space Systems with Lower Total System Cost
- Actel's ProASIC Devices Deliver Unprecedented Design Flexibility at Lowest Total System Cost
- Altera DC-DC Power Converter Solutions Improve System Power Efficiency by up to 35 Percent while Reducing Board Area by up to 50 Percent
- Texas Instruments' new AM1810 Sitara ARM MPU, a certified single-chip PROFIBUS solution, reduces power consumption and cost by up to 30 percent for industrial applications
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |