The High Cost of Verification
Electronic News sat down to discuss the future of verification with Scott Sandler, president and CEO of Novas Software; Mark Gogolewski, CTO of Denali; Farhad Hayat, VP of marketing for Synopsys' verification group, and Lauro Rizzatti, general manager of Emulation and Verification Engineering USA. What follows are excerpts of that discussion.
Click here to read more ....
Related News
- PRO DESIGN Launches New proFPGA XCVU37P FPGA Module for Prototyping and Verification of High Bandwidth Memory Designs
- Toshiba Unveils 130nm FFSA Development Platform Featuring High Performance, Low Power and Low Cost Structured Array
- Terminus Circuits and Truechip partner for comprehensive verification of High Speed Serial Protocols, viz.: PCIe Gen4 and USB 3.1
- Cadence Delivers Industry's First Design and Verification IP for MIPI SoundWire v1.1 High Quality Audio Solutions
- Northwest Logic Uses Avery Design System’s High Bandwidth Memory (HBM) Model to Verify Its High-Performance HBM Controller IP Core
Breaking News
- Ceva and Sharp Collaborate on "Beyond 5G" IoT Terminals
- Marvell Demonstrates Industry's Leading 2nm Silicon for Accelerated Infrastructure
- intoPIX Expands its offering for Medical, Human & Machine Vision Applications with TicoRAW & JPEG-XS on Lattice Low-Power FPGAs
- CAST Releases First Commercial SNOW-V Stream Cipher IP Core
- eMemory and PUFsecurity Launch World's First PUF-Based Post-Quantum Cryptography Solution to Secure the Future of Computing
Most Popular
- Semiconductor Industry Faces a Seismic Shift
- Interview with Xiphera CEO - Adapting to Market Changes
- SkyWater to Acquire Infineon's Austin Fab and Establish Strategic Partnership to Expand U.S. Foundry Capacity for Foundational Chips
- Ceva Unveils Latest High-Performance, High-Efficiency Communication DSPs for Advanced 5G and 6G Applications
- Baya Systems and Semidynamics Collaborate to Accelerate RISC-V System-on-Chip Development
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |