K-Micro is First MIPS Technologies Licensee with MIPS32 24K Silicon
K-Micro’s MIPS-Based™ Topaz Computing Subsystem for SoCs Enables Robust Computing Power and Accelerated Time to Market
SAN JOSE, CA and MOUNTAIN VIEW, CA – September 27, 2005 – K-Micro, a leader in advanced yet affordable ASICs, and MIPS Technologies, Inc. (NASDAQ: MIPS), a leading provider of industry-standard processor architectures and cores for digital consumer and business applications, announced today the inclusion of the MIPS32® 24Kf™ processor core in K-Micro’s new Topaz advanced computing subsystem for SoCs. This powerful new subsystem will enable designers to bring applications requiring very high performance computing power – including PON ONU/OLT, set-top boxes, printers, routers, and storage devices – to market more easily and quickly.
The Topaz computing subsystem includes the MIPS32 24Kf processor core, the Sonics SiliconBackplane™ and Sonics3220™ SMART Interconnects™, the SafeNet® SafeXcel™ security engine, an off-chip Open Core Protocol (OCP) interface, and numerous other blocks including on-chip SRAM, a Flash-memory controller, a DMA interface, an Interrupt controller, and a Timer.
"By including MIPS Technologies’ advanced processor core in our Topaz subsystem, designers can supercharge application performance while adding their own proprietary product differentiation," said Sunil Baliga, vice-president of marketing and business development at K-Micro.
K-Micro is the first MIPS Technologies licensee with MIPS32 24K silicon. "K-Micro’s use of the 24Kf processor core in its Topaz platform provides an ideal design environment for advanced applications needing very high performance," said Jack Browne, vice president of worldwide sales at MIPS Technologies. "Getting to market quickly with a superior range of products is critical in a highly competitive environment, and our customers will definitely benefit by using the MIPS-Based Topaz platform. We are excited that K-Micro is the first customer with MIPS32 24K-based silicon and congratulate them on achieving 400 MHz frequency."
About the MIPS32 24K® Core Family
The MIPS32 24K core family is targeted at high-volume applications such as broadband access, wireless, networking, digital television and office automation. It includes the 24Kc, 24Kc Pro, 24Kf and 24Kf Pro versions. The 24K cores, which are synthesizable, can be targeted by customers at various process nodes: in TSMC's 0.13G process they will exceed 400 MHz, and in the high-performance 0.13 LV-OD low-K process, they will exceed 625 MHz, the highest frequency available in a 32-bit synthesizable core for embedded markets. In addition, the 24K core family offers the highest known Java performance in the SoC industry, or 5000 Embedded CaffeineMark 3.0 at 625 MHz. It also offers, in the 24Kf core, an integrated, high-performance IEEE 754-compliant floating point unit which has a certified EEMBC Basic floating-point score of more than 1300 Iterations/MHz.
ABOUT MIPS TECHNOLOGIES
MIPS Technologies, Inc. is a leading provider of industry-standard processor architectures and cores for digital consumer and business applications. The company drives the broadest architectural alliance that is delivering 32- and 64-bit embedded RISC solutions. The company licenses its intellectual property to semiconductor companies, ASIC developers and system OEMs. MIPS Technologies and its licensees offer the widest range of robust, scalable processors in standard, custom, semi-custom and application-specific products. The company is based in Mountain View, Calif., and can be reached at +1 (650) 567-5000 or http://www.mips.com.
ABOUT K-MICRO (KAWASAKI MICROELECTRONICS)
K-Micro is a leader in advanced yet affordable ASIC technology. The company’s innovative technologies and world-class design support are used in the consumer electronics, computer, office-automation, networking and storage markets. The company is an active participant in industry standards organizations, including the Wi-Fi Alliance, Optical Internetworking Forum (OIF), PCI Special Interest Group (PCI-SIG), USB Implementers Forum, MPEG Industry Forum (MPEGIF), Mobile Computing Promotion Consortium (MCPC), the Digital Display Working Group (DDWG), SD Card Association (SDA) and OCP International Partnership (OCP-IP). K-Micro has design centers in Boston, San Jose, Taipei, and Tokyo. For more information, contact the company at 408-570-0555, or visit http://www.k-micro.us/.
# # #
Editor's Note: MIPS, MIPS-Based, MIPS32 and 24Kf are trademarks of MIPS Technologies, Inc. All other trademarks are the property of their respective owners.
|
Related News
- K-Micro Introduces MIPS32(R) 24Kf(TM) Core-Based Computing Subsystem for SoCs
- K-Micro Licenses Virtual Silicon 90nm Mobilize PLL Digital Frequency Synthesizer
- iamba Networks and K-micro Team to Develop Market-Leading GPON SoCs
- K-micro Runs Digital TV Devices on TSMC 90nm Embedded RAM
- Terawave and K-micro Partner to Deliver Industry's Highest Performance GPON 'PHY'
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |