Process Detector (For DVFS and monitoring process variation)
Yogitech Announces Mixed-Signal Verification Kit
The component kit goes beyond limits of traditional mixed-signal verification solutions
Pisa, Italy -- September 30, 2005 – YOGITECH launches a highly integrated and automated verification component kit that goes beyond the limits of traditional mixed-signal verification solutions drastically reducing verification time and increasing verification quality.
In fact, in the standard approach to verification of mixed-signal circuits, environments and methodologies are separated for analogue and digital parts with a lack of control on the process and strong efforts for repetitive jobs.
Moreover, stimuli are defined at a very low abstraction level, results collection and data analysis are mainly based on waveform handling and simulation scenarios are built uniquely on designer's experience.
Mixed-Signal Verification Kit goes far beyond these limits extending the most advanced techniques for functional dynamic verification to analogue circuits, applying to mixed-signal design concepts like stimuli pseudo-randomization, coverage analysis, scoreboards and regressions.
It is an extensible, easy configurable, ready to use set of components to drive, monitor and elaborate current and voltage signals together with a relevant set of coverage items.
Checks and test scenarios for most common analogue blocks such as DC-DC converters, comparators and oscillators are also included.
A graphical interface allows a simplified configuration and enables an easy implementation of different test scenarios.
Mixed-Signal Verification Kit works with both spice-level description and high-level modeled DUT and with all Specman Elite's supported mixed-signal simulators.
It can be used to verify mixed-signal circuits or fully analogue cells, both at module and top level.
“Working with our clients throughout the years we realized the limits and the problems they have to bear with verification of mixed-signal circuits.” Says Silvano Motto, CEO of YOGITECH. “Therefore, I'm delighted of our innovative solution that will help them solve their problems because it's the result of an intense Research and Development that combines our whole expertise. YOGITECH invites all the companies interested to contact us.”
ABOUT YOGITECH
YOGITECH is a company with proven experience in System-on-Chip design & verification and in fault-tolerant integrated circuits.
Founded in 2000, YOGITECH is leveraging a unique expertise in Specman Elite. Sponsor Member of OCP-IP, YOGITECH is active member of the Cadence OpenChoice Program, and ARM Technology Access Partner.
YOGITECH offers a catalogue of eRM Verification Components to shorten time-to production of IPs and systems based on standard protocols like ATAPI, CAN and LIN and OCP, successfully adopted by major semiconductor companies in Europe, US and Asia.
|
Related News
- Berkeley Design Automation Enters Analog/RF Mixed-Signal Verification
- Magma Introduces Titan -- First Platform to Combine Full-Chip, Mixed-Signal, Analysis and Verification for IC Design
- Knowlent Brings Advanced Analog/Mixed-Signal Verification Environment to Users of Synopsys Discovery AMS solutions
- austriamicrosystems is the first to fully comply with Mixed-Signal/RF Process Design KIT guidelines from FSA
- Mentor Graphics Offers Technology Design Kit and Design Flow for SMIC 0.18-micron Mixed-Signal Process
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |