LSI Logic Places Trust in ASICs
Electronics Weekly
LSI Logic will put RapidChip, its structured ASIC family, at the heart of its future plans as it transitions to a fabless business model, making the company more like its FPGA competitors.
This major strategy change at LSI will see the ASIC supplier addressing a handful of specific markets. Two weeks ago the company announced the sale of its Oregon fab, which will see it become fabless.
LSI had started down the path of becoming fabless some time ago, but the change has been accelerated by the company’s recently appointed CEO, Abhi Talwalkar.
He has decided that it is more cost effective to rely on specific foundry partners for leading edge process technology, a move that is proving successful, with 17 percent of all chip revenues now coming from fabless companies.
Significantly, this shifts LSI’s strategy from that of a traditional ASIC supplier nearer to that of its recent FPGA rivals, Altera and Xilinx.
Click here to read more ...
Related News
- LSI Logic Shatters Previous Density/Performance Boundaries With 90 Nanometer RapidChip Platform ASICs
- LSI Logic Simplifies High-Speed Serial Interface Design with Expanded Rapidchip Xtreme Family of Platform ASICs
- LSI Logic Expands Xtreme Family of RapidChip(TM) Platform ASICs
- IBM licenses LSI Logic's ZSP digital signal processor for ASICs
- Tortuga Logic Verifies Rambus CryptoManager Root of Trust with Industry-Leading Security Verification Framework, Radix
Breaking News
- Alphawave IP Response to announcement from Qualcomm
- Qualcomm considers buying Alphawave Semi
- Arteris Opens New Engineering Hub in Poland
- GUC Announces Tape-Out of the World's First HBM4 IP on TSMC N3P
- VeriSilicon Launches ISP9000: The Next-Generation AI-Embedded ISP for Intelligent Vision Applications
Most Popular
- Movellus and RTX's SEAKR Engineering Collaborate on Advancing Mission-Critical ASICs
- Intel brings 3nm production to Europe in 2025
- Silicon-Proven MIPI CSI-2 & DSI-2 Tx/Rx IP Cores for your Camera & Display SoCs
- Eliyan Sets New Standard for Chiplet Interconnect Performance with Latest PHY Delivering Data Rate of 64Gbps on 3nm Process Using Standard Packaging
- EnSilica Opens Second Brazilian Design Centre Following Multimillion Pound Design and Manufacturing Contract Win
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |