English
SECURITY: CPU ARMed for smaller enterprises
 | |
| EE Times: SECURITY: CPU ARMed for smaller enterprises | |
| Loring Wirbel (10/03/2005 9:00 AM EDT) URL: http://www.eetimes.com/showArticle.jhtml?articleID=171201686 | |
| Colorado Springs, Colo. — SafeNet Inc. has designed an ARM-based security processor specifically for the small- and midsize enterprise market, allowing the T1/T3 market to move to the same single-chip solution characterized at higher speeds. The 51xx family combines an on-chip 450-MHz ARMv4 processor with an in-line data path engine that performs flow classification, packet filtering and processing of such protocols as Network Address Translation and Internet Protocol Secure (IPsec), said Bill Anderson, marketing manager in SafeNet's embedded division.
The packet-forwarding engine, formerly a lookaside engine, has been reimplemented as a full in-line device with dedicated intellectual-property blocks for classification. Its speed has allowed SafeNet to implement three versions of the 51xx family: The 5140 supports bidirectional 45-Mbit/second T3 channels; the 5150 supports bidirectional Fast Ethernet; and the 5160 supports bidirectional 155-Mbit OC-3 lines.
The ARM core can handle higher-layer tasks like Transport Layer Security, so that Secure Sockets Layer (SSL) virtual private networks can be implemented with ARM, even as the in-line processor handles IPsec and other protocols. Anderson said the small and midsize business market is demanding very small systems that can simultaneously handle IPsec, firewall, bulk encryption and SSL VPN.
Interfaces for the processor include dual GMII, PCI-X, 32-bit DDR DRAM, 32-bit SRAM, I2C, GPIO and USB 2.0 On-the-Go.
The three processors are sampling now. SafeNet is also offering evaluation boards, and its QuickSec Unified software as a preintegrated option with chip sets to provide multilayer security applications.
| |
| - - | |
Related News
- Digital Core Design Presents DAES XTS Cryptographic CPU for Unparalleled Security
- Andes Technology Corporation Announces Most Advanced Embedded Security Based on Physical Unclonable Functions From Intrinsic-ID Inc. for Its Secure CPU/MCU Cores
- Kudelski IoT Launches Quantum-Resistant Security IP, Future-Proofing Semiconductors Against Emerging Quantum Threats
- MIPS Releases P8700, Industry's First High-Performance AI-Enabled RISC-V Automotive CPU for ADAS and Autonomous Vehicles
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
Breaking News
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
|
E-mail This Article | 
|
|
Printer-Friendly Page |