USB2.0 OTG PHY supporting UTMI+ level 3 interface - 28HK/55LL
Jennic announces Serial RapidIO to PCI Bridge
Sheffield, UK, 10th October 2005: Jennic, a supplier of system-level intellectual property (IP) cores and semiconductor solutions for the communications market, today announced the launch of its Serial RapidIOR to PCI Bridge.
Over the last year Jennic has established itself as the leading provider of system-level IP for Serial RapidIO interfaces. It has successfully demonstrated its IP working in a range of silicon technologies, including FPGA and structured ASIC, and has been selected by a number of ASIC vendors to provide IP for their partner programs. Responding to customer and market demand, Jennic has utilized this and its other interface IP cores to develop its first chip-level IP solution, a Serial RapidIO to PCI Bridge; other bridges in the pipeline include Serial RapidIO to PCI-Express and SPI-4.2.
"With the launch of Serial RapidIO products from the likes of Freescale, Tundra and TI, there is now a considerable demand from designers wanting to bridge from Serial RapidIO to a variety of other interface standards " said Iain Scott, executive director of the RapidIO Trade Association. "This requirement is driven from a number of angles, from customers wanting to utilize existing devices in Serial RapidIO systems currently under development, such as network processors and graphics controller chips, to those wanting to extend the capability of existing board level systems to utilize the system level capabilities of Serial RapidIO. A major driver is the growth in AdvancedTCA which supports the use of Serial RapidIO as the backplane switch fabric interconnect."
Frank Newcombe, business development manager of interconnect solutions at Jennic, said, "A significant number of our Serial RapidIO IP customers have been developing custom solutions to bridge between an existing interface standard and Serial RapidIO. As we have an intimate knowledge of Serial RapidIO and other interface standards, it makes sense for us to offer our customers a more integrated, chip level IP solution, leaving them to concentrate on the design and implementation of other areas of their products."
The Serial RapidIO to PCI Bridge appears as a bi-directional, transparent bridge between the two interfaces. By using address mapped windows, programmable translation parameters and integrated DMA controllers, data transactions between the two interfaces are handled with the minimum of host processor intervention. This allows the user to extend the functionality and performance of their existing PCI bus based systems by providing the capability to connect into a switched Serial RapidIO architecture.
Jennic will leverage its relationships with several leading semiconductor technology suppliers to provide the bridge as either an FPGA netlist , pre-programmed FPGA or an ASIC IP licence. This approach will enable Jennic to support customers undertaking prototyping and system level evaluation as well as providing a route to cost reduction and enhanced performance for when their products move into volume manufacturing.
|
Related News
- Mercury Computer Systems Announces the First Available Serial RapidIO-to-PCIe Bridge IP Core
- Jennic to provide Serial RapidIO® IP in LSI Logic's RapidChip Platform ASIC Partner Program
- Jennic validates its Serial RapidIO intellectual property in silicon
- Jennic to demonstrate Serial RapidIO IP in silicon
- LDIC announces its Serial ATA – PHY, IDE-SATA-Bridge Chip, PCI-SATA-Bridge Chip and Free IP offering for Customers Specific I.C. at COMDEX
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |