NoC Silicon IP for RISC-V based chips supporting the TileLink protocol
Motorola Expands Technology Leadership With Greatly Enhanced Multi-Function DSP Single Core
Motorola Expands Technology Leadership With Greatly Enhanced Multi-Function DSP Single Core
PHOENIX-- Oct. 16, 2000-- 56800E Aims at Pennies Per MIPS for Telecommunications and Data Communications
Taking the next step in the evolution of its DSP56800 core, Motorola Inc. (NYSE:MOT) today announced the enhanced DSP56800E core family of digital signal processors (DSPs). Design engineers seeking the performance of a digital signal processor with the control functions of a microcontroller (MCU) can expect to have additional options for extremely cost-effective, single chip solutions featuring low-power consumption and up to five times the performance of the existing core. The DSP56800E is designed to meet the needs of industrial, motor control and automotive applications, as well as the converging telecommunications and data communications markets.
Motorola today also previews two new products based on the new 56800E core, the DSP56853 and the DSP56854. Both are well suited for low-end Internet appliance applications and low-end client applications such as telephony, portable devices, Internet audio and point of sale systems.
"Motorola has made a smart strategic move with the introduction of the DSP56800E," said Will Strauss, president of market watcher Forward Concepts. "By providing state-of-the-art MCU capability with significant DSP horsepower, the chip provides Motorola's huge MCU customer base with both better performance and an easy migration path to DSP implementation that is becoming necessary for a number of evolving products."
Traditionally, DSPs were designed to execute signal processing algorithms efficiently, which often led to challenges between developing a good DSP architecture and a good microprocessor architecture. Many DSP applications have used both a DSP and microcontroller, relying on the DSP for computational performance and the microcontroller for functionality. The use of extra chips can lead to added material costs for the final product, so combining the functions of the separate chips in one becomes quite attractive in terms of cost-efficiency and development time.
"Customers are requiring greater integration without increasing system cost. The 56800E, a hybrid architecture, combines the best of both onto a single chip," said Debbie Drysdale, vice president and general manager of Motorola's DSP Standard Products Division. "This expansion to our portfolio offers ideal solutions for entry-level telecommunications, data communications, industrial and motor control applications for what we anticipate to be just pennies per MIPS. As with all Motorola embedded processor families, the 56800 and 56800E architectures are supported by software and hardware development tools that are designed to shorten the customer's design time. These sophisticated, easy-to-use development tools help to make the transition from MCU to DSP simpler for the traditional MCU user."
56800E Core Features
The 56800E core architecture features an embedded 16-bit processor with 32-bit extensibility combined with MCU-type features for ease of programmability and enhanced compiler efficiency. The DSP56800E includes a 16-bit arithmetic logic unit (ALU) with 36-bit accumulator, a 24-bit address generation unit (AGU), a program decoder, and a bit manipulation unit. The instruction set is a superset of the existing DSP56800; the enhanced version offers true software stack support subroutines, flexible user-defined and multi-level interrupts priority support. The new core offers increased performance to 200 true DSP MIPS at 200 MHz, and low power consumption, down to 34.45mW at 120 MIPS and 120 MHz. Additional features include:
- Support of 8, 16, and 32-bit data types for additional code flexibility and exceptional programming efficiency,
External data and program memory capacity up to 32MBytes and 4Mbytes, respectively; Plug-ins are also available to enhance the external memory expansion,
Tracking of variables in real time using Enhanced On-Chip Emulation (EOnCE) for debugging; and,
Increased efficiency, flexibility, precision and consistency for programming through register extensions, additional interrupts and multi-precision functions.
DSP56853 & DSP56854 Features
- 56800E Core
32K bytes of RAM
10K bytes ROM
Serial ports
External Memory Interface
Timer modules
General purpose I/O
JTAG/OnCE port
The 56800E core, as with the 56800, is expected to be supported by the Metrowerks compiler and IDE toolset. The products are expected to have target development boards for software development and companion daughter cards developed for market-specific applications.
Pricing and Availability
Samples of the DSP56853 and DSP56854, along with software and development tools, are expected to be available in the second quarter of 2001. Suggested OEM list price for a 10,000-piece quantity is less than US$4.75. Other members of the 56800E family are expected to be available beginning in mid-2001.
About Motorola
As the world's No. 1 producer of embedded processors, Motorola's Semiconductor Products Sector offers multiple DigitalDNA technologies which enable its customers to create "smart" products and new business opportunities in the networking and computing, wireless communications, transportation, and imaging and entertainment markets. Motorola's worldwide semiconductor sales were $7.4 billion (USD) in 1999. http://www.motorola.com/semiconductors
Motorola, Inc. (NYSE:MOT) is a global leader in providing integrated communications solutions and embedded electronic solutions. Sales in 1999 were $33.1 billion. http://www.motorola.com MOTOROLA, the Stylized M Logo and all other trademarks indicated as such herein are trademarks of Motorola, Inc.® Reg. U.S. Pat. & Tm. Off. ©2000 Motorola, Inc. All rights reserved. Printed in the U.S.A.
CONTACT: | Motorola |
---|---|
Steve Howard, 512/895-6335 | |
or Pager 800/759-8352, PIN No. 9204785 | |
steve.howard@motorola.com | |
or | |
Lois Paul & Partners | |
Judy Racino, 512/638-5306 | |
judy_racino@lpp.com | |
Related News
- Xilinx Programmable Solutions Enable New Multi-Function Digital Video Broadcast Mobile Product From Screen Service
- Xilinx Targets Fast-Moving, Multi-Function Smart Handset Market With Industry's First Programmable Demonstration Platform
- MIPS-Based TX99/H4 RISC Microprocessor from Toshiba to Power New Canon Multi-function Digital Copier
- TriCN Premieres Multi-Function Memory Interface Product
- Condor Engineering Introduces the World's First Multi-function RT Validated Intellectual Property Core for MIL-STD-1553 COTS Applications
Breaking News
- HPC customer engages Sondrel for high end chip design
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- TSMC drives A16, 3D process technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
E-mail This Article | Printer-Friendly Page |