English
Denali Announces Availability of PureSpec Verification IP for CE-ATA
Design, Verification Engineers Offered Quality Solution For Modeling, Simulating, Verifying CE-ATA Designs
PALO ALTO, Calif., October 11, 2005 -- Denali today announced that its PureSpec™ verification intellectual property (VIP) is available for the verification of CE-ATA designs. Chip designers use PureSpec to model and simulate the detailed interaction between product designs and CE-ATA storage devices at the pre-silicon stage of chip development. Models enable developers to improve overall verification productivity and speed time to market for CE-ATA-based product designs.
"Our customers demand high-quality verification IP for all of their standard interfaces, and that is what we are delivering," says Vic Juneja, Denali's product marketing manager. "Whether it's PCI Express, USB, Ethernet, DDR, Flash or CE-ATA, our customers count on PureSpec as the most complete, high-quality solution for verifying their designs. Seamless integration to all the latest design and verification tools ensures out-of-the box productivity, and when the pressure is on, they know Denali's world-class engineering and support staff is committed to their success."
About PureSpec CE-ATA
PureSpec CE-ATA is a complete verification IP solution for verifying compliance and compatibility of CE-ATA designs. PureSpec verification IP includes a configurable bus functional model (BFM), protocol monitor, a complete library of assertions and a data generation engine to help drive defined, pseudo-random bus traffic. Injected errors and error conditions are flagged and recovered according to CE-ATA specifications, and a cumulative coverage database capability ensures that the overall test plan sufficiently exercises the design under test. The highly integrated nature of PureSpec CE-ATA model enables direct translation from test plan definition to implementation, accelerating the verification task and verification engineers' overall verification productivity.
About PureSpec
Denali's PureSpec is the most widely used verification IP product for functional verification of standard interfaces such as PCI Express, USB, SATA, CE-ATA and Ethernet. It is architected to ensure high-quality, high-performance and seamless integration to all EDA testbench tools and testbench languages.
PureSpec is available for evaluation at: http://www.denali.com/purespec.
About Denali
Denali Software Inc. is the world's leading provider of EDA tools and Intellectual Property (IP) solutions for chip interface design, integration and verification. Its Databahn™ Design IP products offer fully configurable design cores for complex interfaces such as Serial ATA and DDR-based memory systems. Denali's PureSpec™ Verification IP product supports all complex interfaces, including PCI Express, Advanced Switching Interconnect (ASI), USB, Ethernet and Serial ATA. More than 400 companies worldwide use Denali's tools, technology and services to design and verify complex chip interfaces for communication, consumer and computer products. For more information, visit Denali at http://www.denali.com. Telephone: (650) 461-7200.
PALO ALTO, Calif., October 11, 2005 -- Denali today announced that its PureSpec™ verification intellectual property (VIP) is available for the verification of CE-ATA designs. Chip designers use PureSpec to model and simulate the detailed interaction between product designs and CE-ATA storage devices at the pre-silicon stage of chip development. Models enable developers to improve overall verification productivity and speed time to market for CE-ATA-based product designs.
"Our customers demand high-quality verification IP for all of their standard interfaces, and that is what we are delivering," says Vic Juneja, Denali's product marketing manager. "Whether it's PCI Express, USB, Ethernet, DDR, Flash or CE-ATA, our customers count on PureSpec as the most complete, high-quality solution for verifying their designs. Seamless integration to all the latest design and verification tools ensures out-of-the box productivity, and when the pressure is on, they know Denali's world-class engineering and support staff is committed to their success."
About PureSpec CE-ATA
PureSpec CE-ATA is a complete verification IP solution for verifying compliance and compatibility of CE-ATA designs. PureSpec verification IP includes a configurable bus functional model (BFM), protocol monitor, a complete library of assertions and a data generation engine to help drive defined, pseudo-random bus traffic. Injected errors and error conditions are flagged and recovered according to CE-ATA specifications, and a cumulative coverage database capability ensures that the overall test plan sufficiently exercises the design under test. The highly integrated nature of PureSpec CE-ATA model enables direct translation from test plan definition to implementation, accelerating the verification task and verification engineers' overall verification productivity.
About PureSpec
Denali's PureSpec is the most widely used verification IP product for functional verification of standard interfaces such as PCI Express, USB, SATA, CE-ATA and Ethernet. It is architected to ensure high-quality, high-performance and seamless integration to all EDA testbench tools and testbench languages.
PureSpec is available for evaluation at: http://www.denali.com/purespec.
About Denali
Denali Software Inc. is the world's leading provider of EDA tools and Intellectual Property (IP) solutions for chip interface design, integration and verification. Its Databahn™ Design IP products offer fully configurable design cores for complex interfaces such as Serial ATA and DDR-based memory systems. Denali's PureSpec™ Verification IP product supports all complex interfaces, including PCI Express, Advanced Switching Interconnect (ASI), USB, Ethernet and Serial ATA. More than 400 companies worldwide use Denali's tools, technology and services to design and verify complex chip interfaces for communication, consumer and computer products. For more information, visit Denali at http://www.denali.com. Telephone: (650) 461-7200.
|
||||||
Related News
- Lattice and IntelliProp Announce Partnership and CE-ATA Core Availability
- Globetech Solutions adds CE-ATA to portfolio of Verification IP
- Hitachi and Denali Collaborate to Deliver CE-ATA Simulation Models for Microdrive 3K8
- QuickLogic Launches Complete Programmable CE-ATA Solution at Intel Developer Forum
- Synopsys Releases DesignWare Mobile Storage IP Featuring CE-ATA Support
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
|
E-mail This Article | 
|
|
Printer-Friendly Page |