CHIPIDEA extends its 90nm CMOS portfolio with a Low Power and Very Compact 1GHz ADC for Blu-ray and UWB systems
Update: MIPS Technologies Acquires Chipidea (August 27, 2007)
October 19, 2005 -- CHIPIDEA extends its 90nm portfolio with a very Low Power 6-bit, 1GHz ADC. The CI3412hm is very compact, dissipates only 55mW at a conversion rate of 1GHz, and is suitable for applications requiring very-high speed converters, such as ultra wideband (UWB) communication systems and Blu-ray DVD AFEs. The built-in test features can be used to reduce unit costs by simplifying production tests.
Brief Description
The CI3412hm is a fully differential very high- speed low power ADC core cell designed in a 1.2V 90nm technology. Digital error correction is employed to reduce DNL errors and eliminate missing codes. The references voltages are internally generated from the power supply. A power down capability is included for extremely low power dissipation.
Main Features
- 1.2V 90nm CMOS, 1P6M
- 6-bit Resolution
- 1GHz Sampling rate
- 1Vpp Input Differential Voltage
- 1.2V ±10% Power Supply
- Internal reference generation
- Flexible power-down modes
- Built-in test features
- Power Dissipation: 55 mW (40mW @ 600MSps)
- Core Cell Area: 0.13 mm2
Silicon Achievements
The CI3412hm exhibits excellent Silicon results. ENOB values of 5.63 and 5.5 bit are obtained when sampling at 600MSps a full-scale sine-wave of respectively, 80MHz and 300 MHz.
Tested at a 1GHz sampling rate, when sampling a 500 MHz sine-wave the IP exhibits a 5.3 bit ENOB. Output data at 1GHz sampling rate, decimated by a factor of 5.
Linearity is outstanding with INL and DNL below +/-0.25 LSB.
For SoC integration, Chipidea offers a wide range of Analog-Digital Interface Systems for Audio, Video, Multimedia, Data Communications and Connectivity, including Power and Clock Management functions.
|
Related News
- Chipidea extends its IP Portfolio for Video applications with a new very compact 210MHz Analog Front-End (AFE) in 0.13um CMOS technology
- CHIPIDEA Announces Silicon Validation of a Very Compact 90nm 10-bit /105MHz ADC
- Lattice Extends Low Power FPGA Portfolio with Launch of MachXO5T-NX Advanced System Control FPGAs
- Virage Logic Extends Comprehensive DDR Interface IP Portfolio with System-Validated DDR3 and New Low Power DDR2
- MoSys Demonstrates Blu-Ray Solution for Home Entertainment Applications
Breaking News
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PiMCHIP Deploys Ceva Sensor Hub DSP in New Edge AI SoC
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
Most Popular
- DENSO and U.S. Startup Quadric Sign Development License Agreement for AI Semiconductor (NPU)
- Xiphera and Crypto Quantique Announce Partnership for Quantum-Resilient Hardware Trust Engines
- Arm's power play will backfire
- Alchip Announces Successful 2nm Test Chip Tapeout
- Faraday Unveils HiSpeedKit™-HS Platform for High-speed Interface IP Verification in SoCs
E-mail This Article | Printer-Friendly Page |