USB2.0 OTG PHY supporting UTMI+ level 3 interface - 28HK/55LL
Freescale exec says central design pays dividends
EE Times
(10/21/2005 7:58 PM EDT)
SAN FRANCISCO — Changes in Freescale Semiconductor Inc.'s approach to chip design, including standardizing on methodologies and appointing a renowned design manager, are contributing to improvements in the company's bottom line, according to Sumit Sadana, senior vice president of strategy and business development.
Sadana told EE Times Friday (Oct. 20) that, since joining Freescale in December 2004, he has implemented several changes to centralize design activity within the company in support of Freescale's overall goal of reducing cost structure and improving efficiency.
In addition, Sadana credited the addition of Chekib Akrout, the former IBM vice president who headed the design effort on the Cell processor, with adding experience, leadership and star power to Freescale's design efforts. Akrout quietly joined Freescale several months ago as vice president of design systems.
E-mail This Article | Printer-Friendly Page |
|
Related News
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era