Poseidon Design Systems' Virtex-4 PowerPC accelerator has been selected for the GSPx2005 Best New Product Forum Award
San Jose, CA October 26, 2005 -- The award recognizes the best new hardware and software products in the areas of signal processing, DSPs, embedded applications and EDA tools for developing signal-processing chips or subsystems.
“The award is a great honor for us and represents the next milestone in the ongoing success story of Poseidon. Our technology will change the way designers approach embedded DSP design,” said Ravi Janak, President and CEO of Poseidon. “The higher level of abstraction provided by Poseidon tools enable designers to efficiently meet the complex requirements of today’s designs”
About Poseidon Triton Tools
The Triton Tools environment augments existing design flows to help the designer optimize performance, power, and cost of processor-based architectures. With Poseidon’s Builder and Tuner, designers can automatically take advantage of complex features and architectures to fully develop efficient processor based systems. The Builder tool provides the designer with the capability to make architecture tradeoffs between the PowerPC APU and PLB interfaces. The tool automatically creates a complete communication system utilizing the capability of the selected interface. With the Builder tool, time critical algorithms can also be easily partitioned from software to hardware and an efficient hardware accelerator generated. The APU controller provides a flexible highbandwidth interface between the reconfigurable logic in the FPGA fabric and the instruction pipeline of the integrated IBM PowerPC™ 405 CPU. The user now has the flexibility to select a tightly coupled APU and/or a bus based DMA architecture maximizing the performance of the resultant system.
“The fundamental value of system level solutions is to enable architects to deal with growing complexity in DSP intensive designs and optimize for performance, energy consumption, and cost,” said Will Strauss, President of Forward Concepts, who is internationally-recognized authority on Digital Signal Processing (DSP) Technology. “Poseidon’s innovative Tool suite has created significant value in the hands of FPGA and ASIC architects.”
Poseidon’s Tuner tool offers hardware and software architects an easy to use SystemC simulation environment to quickly analyze and optimize complex systems. The tools can be used to create a complete analysis, optimization, acceleration and verification flow for the processor architecture and created accelerator. The tools are integrated with the EDK and ISE development tools and form a simple and efficient design flow. With Poseidon Triton tools designers can quickly tradeoff performance, power and cost while greatly reducing their time to market. These tools support ARM, PowerPC, MicroBlaze and Nios II architectures on ASIC, FPGA and structured array platforms. The solutions are optimized for video, VoIP, audio, imaging, wireless, networking, and security devices.
“As a system-based EDA provider, we have empowered architects with a breakthrough solution to boost designer’s productivity. This low-latency and highbandwidth solution opens up an entire range of applications that can immediately benefit customers by achieving increases in system performance that were previously unattainable” said Farzad Zarrinfar, Poseidon’s vice president of worldwide sales and marketing. “Moreover, this automation will allow design architects to concentrate on differentiated architecture from C specification; not on the low-level details of coding RTL, writing drivers, setting APU configuration registers, writing test benches, and building the bus interfaces.”
About Poseidon Design Systems
Poseidon is an Electronic Design Automation company with offices in Atlanta, GA, San Jose, CA, and Bangalore, India. It was founded in July 2002 to provide products and services for modeling and designing processor-based SoCs. Poseidon's Electronic System Level tools allow users to rapidly analyze, optimize and accelerate a complete SoC system. For additional information about Poseidon Design Systems, visit www.poseidon-systems.com.
About GSPx 2005
GSPx 2005 is the most comprehensive embedded solutions event with white paper presentations, technical workshops, technology panels, new products on the exhibit floor, and the First-Look New Product Forum. The conference targets design engineers and senior-level executives responsible for the development and management of embedded technologies as well as products incorporating such solutions. GSPx 2005 will cover embedded applications for automotive, biomedical, distributed processing, entertainment, image processing, radar imaging, security, speech processing, telecommunications, video and wireless. To register or exhibit at GSPx 2005, or for more information, visit www.gspx.com.
|
Related News
- Poseidon automates the generation of hardware accelerator modules for Xilinx Virtex-4 FPGAs
- PLDA's XpressFX Prototyping Platform, Based on the Xilinx Virtex-4 FX FPGA, Achieves Record Sales
- Xilinx Announces Customer Shipments Of Virtex-4 FX60 FPGAs With Industry's First 622Mbps - 10.3125Gbps Serial Transceivers
- Xilinx Ships Virtex-4 LX200: World's Highest Density FPGA
- Arithmatica IP selected by Xilinx for Virtex-4 XtremeDSP(TM) Slice
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |