7 µW always on Audio feature extraction with filter banks on TSMC 22nm uLL
Making life easier for multicore SoC software developers
Nov 7 2005 (9:00 AM)
Putting multiple processors on a single chip or on a single board has enabled embedded system hardware designers to provide more features and higher processing speeds using less power, thus solving many design problems. But for software developers - and vendors - this trend presents a daunting set of challenges.
In the embedded environment, the developer is no longer dealing with the familiar balanced, homogeneous and symmetric multiprocessing (SMP) model of servers and large computer systems. Rather, the designer of an embedded or mobile device now may have two, three or four processors to program and debug, a heterogeneous and unbalanced mix of RISC, DSP and network architectures, operating asymmetrically.
Hardware developers at recent conferences have bemoaned the lack of tools and building blocks that are up to the challenge of doing software development in multicore environments. However, many embedded software vendors believe they have solutions to most of the immediate problems. The big question is where to go next as the number of multicores and the heterogeneity of such designs increases.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
- Sonics Introduces SoC Performance Profile and Debug IP for System Architects and Software Developers
- Sonics Announces New Webinar, Making Mobile SoC Device Design Easier With System IP
- Software Porting to Tensilica-based Multicore SOC Designs now aided by PolyCore Software's Poly-Platform
- CriticalBlue and MIPS Technologies Enable Software Developers to Quantify Benefits of Migrating to MIPS32-Based Multicore Platforms
- CAST Introduces SOC Kernels, Combining Essential IP Cores and Software for Easier System Development
Breaking News
- Siemens delivers certified and automated design flows for TSMC 3DFabric technologies
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results