Altera Delivers New Simulation Capability With DSP Builder Development Tool Version 5.1
See Demonstration of DSP Builder at SDR Forum
San Jose, Calif., Nov. 8, 2005—Altera Corporation (NASDAQ: ALTR) today announced the availability of a new simulation capability for digital signal processing (DSP) designers with the release of DSP Builder version 5.1.Version 5.1 of the DSP Builder development tool enables designers to simulate an imported HDL design within The MathWorks Simulink environment — a first for Model-Based Design. Using this new capability, designers of high-speed digital applications can reduce their development time by combining their own HDL-based designs with existing Simulink and DSP Builder models.
“An important ingredient of Model-Based Design is the ability to simulate systems with HDL-based blocks. Altera has created a platform for high-speed DSP development on FPGAs that can shorten the verification process,” said Ken Karnofsky, marketing director, signal processing and communications at The MathWorks, Inc.
“DSP Builder allowed us to reduce development time by at least four months for our CT scanner product,” said Jason Katcha, senior engineer, GE Healthcare. “Using DSP Builder’s HDL import feature, we performed highly accurate system simulations with VHDL control-in-the-loop. DSP Builder allowed us to quickly create and optimize our control and we particularly liked the graphical user interface, multiple clock domains, and bus-width optimization capability.”
DSP Builder allows engineers to reduce the DSP design cycle by creating a hardware representation of a DSP design in an algorithm-friendly environment. Version 5.1 enables designers to incorporate multiple HDL modules or Quartus® II software design projects simultaneously, generating an individual simulation model for each one. This allows designers to simulate the HDL modules with a standard Simulink/DSP Builder-based model in the same design environment. In addition, the tool makes it possible to leverage and reuse existing designs, which is critical for simulating large control logic or complex state machine subsystems together with DSP Builder’s DSP data path.
“DSP Builder version 5.1, along with our existing DSP IP portfolio, helps our customers optimize high-performance DSP designs and reduce development time. At the same time, by fully leveraging the native simulation capability of Simulink, this latest version provides designers with a comprehensive system design flow for demanding DSP applications,” said Justin Cowling, Altera’s director of IP and technology marketing.
DSP Builder will be demonstrated in booth 211 at the SDR Forum at the Hyatt Regency Orange County in Garden Grove, Calif., November 14-18.
Pricing and Availability
DSP Builder version 5.1 is available now to customers with a current DSP Builder subscription. DSP Builder subscription pricing is $1,995 and includes 12 months of software upgrades. A download of the DSP Builder tool is available for evaluation from Altera’s DSP solutions center at www.altera.com/dsp. Simulink is available today from The MathWorks at www.mathworks.com.
About Altera
Altera Corporation (NASDAQ: ALTR) is the world's pioneer in system-on-a-programmable-chip (SOPC) solutions. Combining programmable logic technology with software tools, intellectual property and technical services, Altera provides high-value programmable solutions to approximately 14,000 customers worldwide. More information is available at www.altera.com.
|
Altera Hot IP
Related News
- Altera Continues to Deliver FPGA Design Productivity With Release of Quartus II Software Version 5.1
- Altera's DSP Builder Now Supports FPGA Co-Processor Development for Accelerating DSP Systems
- New Features in Altera's DSP Builder Version 2.0 Deliver Unparalleled Productivity for DSP Designers
- Altera SDK for OpenCL Development Flow Delivers Prototypes in Minutes
- Imagination delivers latest version of leading tools for game development at GDC 2013
Breaking News
- Siemens delivers certified and automated design flows for TSMC 3DFabric technologies
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |