English
Alliance Semiconductor Selects Denali Verification IP for Design & Verification of its Products
Denali's PureSpec Ensures Correct, Optimal Design of Chip Interfaces, Increasing Verification productivity, Overall Product Quality
PALO ALTO, Calif., November 9, 2005 -- Denali Software's PureSpec™ verification intellectual property (IP) has been selected by Alliance Semiconductor Communications, Inc., for the design and verification of its products.
Alliance Semiconductor is a leading worldwide provider of high-value memory, mixed-signal and system solution products for the communications, computing, consumer and industrial markets. Its engineers are using PureSpec at the pre-silicon stage of verification to model and simulate interactions with other devices across industry standard interfaces. PureSpec enables Alliance Semiconductor to ensure correct and optimal design of its chip interfaces, ultimately increasing verification productivity and overall product quality.
"Alliance Semiconductor is noted for its broad portfolio of innovative solutions enabled by a leading-edge design and verification environment," says Vic Juneja, Denali's product marketing manager. "We are pleased that it selected Purespec for its design and verification needs, and are committed to its continued success."
Adds Paritosh Kulkarni, Director of ASIC Engineering for Alliance Semiconductor: "PureSpec is the most widely used and highly regarded verification solution, an important consideration for us because functional verification of our chip designs plays a crucial role in supporting our accelerated design schedule. Denali has a product well architected to support our directed and random testing. We are now leveraging that same product architecture to address the functional verification of industry standard interfaces in our chips."
About PureSpec
PureSpec verification IP is the most widely used product for verifying functionality, compliance and interoperability of standard interfaces at the pre-silicon stage of chip or IP core development. PureSpec verification IP includes a configurable bus functional model (BFM), protocol monitor, and complete assertion library for all components in the topology, including the host and one or multiple devices. Composite configurations by port and function are also supported.
PureSpec additionally provides a sophisticated data generation engine to help drive defined, pseudo-random bus traffic at all layers. Injected errors and error conditions are flagged and recovered according to specifications. The highly integrated nature of PureSpec model behavior and its data generation engine enables a sophisticated context-sensitive data generation approach to test plan execution. This enables direct translation from test plan definition to implementation, accelerating the verification task and productivity. A cumulative coverage database capability ensures that the overall test plan sufficiently exercises the design.
PureSpec supports a number of standard interfaces, including: PCI Express, Advanced Switching Interconnect (ASI), AMBA, USB, Ethernet, Serial ATA, and CE-ATA.
PureSpec is available for evaluation at: http://www.denali.com/purespec
About Denali
Denali Software Inc. is the world's leading provider of Engineering Design Automation (EDA) tools and Intellectual Property (IP) solutions for chip interface design, integration and verification. Its Databahn™ IP products offer fully configurable controllers for Flash, DRAM, and hard disk drives. Dataplex™ is an integrated subsystem of Databahn IP cores that provides optimal dataflow from external memory and storage to system designs. Denali's PureSpec™ and MMAV™ verification IP support all complex interfaces, including DRAM, Flash, PCI Express, ASI, AMBA, USB, Ethernet, CE-ATA, and Serial ATA. Denali's Blueprint product is an ESL product for on-chip register design and management. More than 400 companies worldwide use Denali's tools, technology, and services to design and verify complex chip interfaces for communication, consumer, and computer products. For more information, visit Denali at http://www.denali.com, call (650) 461-7200.
PALO ALTO, Calif., November 9, 2005 -- Denali Software's PureSpec™ verification intellectual property (IP) has been selected by Alliance Semiconductor Communications, Inc., for the design and verification of its products.
Alliance Semiconductor is a leading worldwide provider of high-value memory, mixed-signal and system solution products for the communications, computing, consumer and industrial markets. Its engineers are using PureSpec at the pre-silicon stage of verification to model and simulate interactions with other devices across industry standard interfaces. PureSpec enables Alliance Semiconductor to ensure correct and optimal design of its chip interfaces, ultimately increasing verification productivity and overall product quality.
"Alliance Semiconductor is noted for its broad portfolio of innovative solutions enabled by a leading-edge design and verification environment," says Vic Juneja, Denali's product marketing manager. "We are pleased that it selected Purespec for its design and verification needs, and are committed to its continued success."
Adds Paritosh Kulkarni, Director of ASIC Engineering for Alliance Semiconductor: "PureSpec is the most widely used and highly regarded verification solution, an important consideration for us because functional verification of our chip designs plays a crucial role in supporting our accelerated design schedule. Denali has a product well architected to support our directed and random testing. We are now leveraging that same product architecture to address the functional verification of industry standard interfaces in our chips."
About PureSpec
PureSpec verification IP is the most widely used product for verifying functionality, compliance and interoperability of standard interfaces at the pre-silicon stage of chip or IP core development. PureSpec verification IP includes a configurable bus functional model (BFM), protocol monitor, and complete assertion library for all components in the topology, including the host and one or multiple devices. Composite configurations by port and function are also supported.
PureSpec additionally provides a sophisticated data generation engine to help drive defined, pseudo-random bus traffic at all layers. Injected errors and error conditions are flagged and recovered according to specifications. The highly integrated nature of PureSpec model behavior and its data generation engine enables a sophisticated context-sensitive data generation approach to test plan execution. This enables direct translation from test plan definition to implementation, accelerating the verification task and productivity. A cumulative coverage database capability ensures that the overall test plan sufficiently exercises the design.
PureSpec supports a number of standard interfaces, including: PCI Express, Advanced Switching Interconnect (ASI), AMBA, USB, Ethernet, Serial ATA, and CE-ATA.
PureSpec is available for evaluation at: http://www.denali.com/purespec
About Denali
Denali Software Inc. is the world's leading provider of Engineering Design Automation (EDA) tools and Intellectual Property (IP) solutions for chip interface design, integration and verification. Its Databahn™ IP products offer fully configurable controllers for Flash, DRAM, and hard disk drives. Dataplex™ is an integrated subsystem of Databahn IP cores that provides optimal dataflow from external memory and storage to system designs. Denali's PureSpec™ and MMAV™ verification IP support all complex interfaces, including DRAM, Flash, PCI Express, ASI, AMBA, USB, Ethernet, CE-ATA, and Serial ATA. Denali's Blueprint product is an ESL product for on-chip register design and management. More than 400 companies worldwide use Denali's tools, technology, and services to design and verify complex chip interfaces for communication, consumer, and computer products. For more information, visit Denali at http://www.denali.com, call (650) 461-7200.
|
||||||
Related News
- Magnum Semiconductor Selects Denali's Verification Software for Design of Next-Generation Digital Video Chips
- Denali and Altera Forge Exclusive Alliance to Provide Denali's ASIC Proven MMAV Verification IP to Altera FPGA Customers
- SmartSoC Solutions Joins TSMC Design Center Alliance to Boost Semiconductor Innovation in India
- Rambus Wins 2023 "Most Respected Emerging Public Semiconductor Company" Award from Global Semiconductor Alliance
- Arm and industry leaders launch Semiconductor Education Alliance to address the skills shortage
Breaking News
- Baya Systems Raises $36M+ to Propel AI and Chiplet Innovation
- Andes Technology D45-SE Processor Achieves ISO 26262 ASIL-D Certification for Functional Safety
- VeriSilicon and Innobase collaboratively launched second-generation Yunbao series 5G RedCap/4G LTE dual-mode modem IP
- ARM boost in $100bn Stargate data centre project
- MediaTek Adopts AI-Driven Cadence Virtuoso Studio and Spectre Simulation on NVIDIA Accelerated Computing Platform for 2nm Designs
Most Popular
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- Arm Chiplet System Architecture Makes New Strides in Accelerating the Evolution of Silicon
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Cadence to Acquire Secure-IC, a Leader in Embedded Security IP
- Blue Cheetah Tapes Out Its High-Performance Chiplet Interconnect IP on Samsung Foundry SF4X
|
E-mail This Article | 
|
|
Printer-Friendly Page |